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Abstract 
Power inverters are becoming more and more common in the modern grid. Due to 
their switching nature, a passive filter is installed at the inverter output. This generates 
high output impedance which limits the inverter ability to maintain high power quality 
at the inverter output. 
This thesis deals with an impedance shaping approach to the design of power 
inverter control. The Uncertainty and Disturbance Estimator (UDE) is proposed as a 
candidate for direct formation of the inverter output impedance. The selection of UDE is 
motivated by the desire for the disturbance rejection control and the tracking controller 
to be decoupled. It is demonstrated in the thesis that due to this fact the UDE filter design 
directly influences the inverter output impedance and the reference model determines the 
inverter internal electromotive force.  
It was recently shown in the literature and further emphasized in this thesis that 
the classic low pass frequency design of the UDE cannot estimate periodical disturbances 
under the constraint of finite control bandwidth. Since for a power inverter both the 
reference signal and the disturbance signal are of periodical nature, the classic UDE low-
pass filter design does not give optimal results. A new design approach is therefore 
needed. 
The thesis develops four novel designs of the UDE filter to significantly reduce 
the inverter output impedance and maintain low Total Harmonic Distortion (THD) of the 
inverter output voltage. The first design is the based on a frequency selective filter. This 
filter design shows superiority in both observing and rejecting periodical disturbances 
over the classic low pass filter design. The second design uses a multi-band stop design 
to reject periodical disturbances with some uncertainty in the frequency. The third 
solution uses a classic low pass filter design combined with a time delay to match zero 
phase estimation of the disturbance at the relevant spectrum. Furthermore, this solution 
is combined with a resonant tracking controller to reduce the tracking steady-state error 
in the output voltage. The fourth solution utilizes a low-pass filter combined with 
multiple delays to increase the frequency robustness. This method shows superior 
performance over the multi-band-stop and the time delayed filter in steady-state. All the 
proposed methods are validated through extensive simulation and experimental results.  
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∗ Inductor current reference 
𝑖𝑖𝑜𝑜 Output current 
𝐾𝐾𝐼𝐼  Integral gain 
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∗(𝑡𝑡) System output reference 
𝑧𝑧 Augmented state vector 
?̂?𝑧 Estimated augmented state vector 
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𝑍𝑍Σ Total output impedance 
𝜁𝜁 Damping ratio 
𝜏𝜏𝑑𝑑 Repetitive control time delay 
𝜏𝜏𝐼𝐼 PI controller time constant  
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𝜔𝜔0 Fundamental frequency or grid frequency 
𝜔𝜔𝑏𝑏𝑠𝑠 Reference model bandwidth 
𝜔𝜔𝑛𝑛 Natural frequency 
𝜔𝜔𝑈𝑈 UDE filter bandwidth 
 
For signals represented both time-domain and s-domain, z-domain, or frequency 
domain, lower case represents time domain signals and uppercase s, z or frequency 
domain signals.  
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1. INTRODUCTION 
1.1 Motivation 
Modern utility grids are required to integrate various types of energy sources (e.g., wind, 
solar, energy storage facilities and other renewable sources) as a result of the demand for 
sustainable energy in Europe and also as a result of the European Commission's decision to 
reduce the amount of greenhouse and toxic gas emissions (Knopf, Nahmmacher and Schmid, 
2015).  
The majority of renewable energy sources and storage devices need power processing to 
be interfaced into the grid or to a local load. Among the most common renewable sources, are 
photovoltaic cells and wind turbines. The photovoltaic system is a direct current (DC) source 
and hence needs a DC to alternating current (AC) conversion. Wind turbines are an AC source, 
and so they can be interfaced into the grid passively using asynchronous generators. However, 
to increase the energy harvesting efficiency, the majority of modern turbines are using double 
conversion topology, which includes an AC to DC rectifier combined with an inverter to feed 
the energy into the grid.  
Another type of application for inverters used in microgrids is energy storage. The need 
for energy storage facilities in microgrids is to increase the grid redundancy and to smooth the 
power demand over time. Most of the energy storage devices are based on batteries and 
supercapacitors which are both DC sources. Another type of common energy storage is based 
on flywheels. In the main, flywheel-based energy storage is an AC system. However, these are 
variable frequency sources and hence need double conversion (AC to DC to AC). Hence the 
inverter is a fundamental power processing device in AC smart grids. 
DC to AC conversion plays a crucial part in many other applications such as in 
uninterruptible power supplies, variable speed motor drives, active power filters. Hence the 
AC/DC conversion is the fundamental device for the integrity of the smart grid.  
In low voltage applications (under 1000V), this is mainly done by power inverters 
(Zhong and Hornik, 2013).   In recent years, as more and more renewable (Apergis and Payne, 
2010) and storage sources are interfaced into power grids, the electrical power conversion is 
shifting from being based on electrical machines to a power electronics based conversion. This 
is due to growth in the integration of distributed renewable sources and addition of electric 
inertia into the grid using electrical energy storage devices. In 2017 out of 260GW of new 
power generation capacity installation 98GW were solar based generation and 52GW wind 
based generation (Europe, 2017). In solar application, many of the local distributed installations 
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are photovoltaic devices driven by power inverters and for the wind industry many generators 
are connected to double conversion which includes an inverter as a front interface. Moreover, 
the sharp reduction in the cost of battery manufacturing costs from about 1000$/kWh in 2010 
to about 300$/kWh in 2016 (Robson and Bonomi, 2018) drove many inverter applications as 
well. While this is yet to expand to applications such as load balancing, current deployment 
focuses on application such as frequency regulation and peak shaving. Despite that, it is 
expected for the price to drop to 75$/kWh by 2030 (Curry and Bloomberg New Energy 
Finance, 2017), this expected to lead to more grid storage facilities to be installed and to 
integration of more inverters to the grid.  
In general, the DC-AC conversion is carried out using a transistor bridge which can 
generate a number of fixed voltage levels followed by a filter made of passive components. In 
this way, the inverter output voltage is driven by the transistor bridge, and then the switching 
harmonics are filtered by the output filter. The output voltage can be driven at open-loop, but 
this may lead to poor performance. Therefore closed-loop controllers are utilised to regulate its 
output voltage. 
One of the critical elements in the DC to AC conversion is the power quality of the 
inverter. Power quality of an AC voltage source is defined by the voltage stability, phase 
balance (for multi-phase systems) and the Total Harmonic Distortion (THD) of the output 
voltage of the AC source. 
Many ways are proposed for maintaining high power quality at the output of inverters. 
Some are topology driven such as multi-level inverters where the inverter has many possible 
fixed voltage levels at the bridge output. This helps to both reduce the switching frequency and 
the size of the output LC filter. However, this type of inverters contains large amount of 
switches. Therefore, they are in general less popular then the classic H-bridge or neutral 
clamped inverters. Other ways to improve power quality are control algorithms, where the main 
challenge is to achieve good power quality under the PWM bandwidth and computational 
power constraints. 
In power inverters, the voltage stability mainly depends on the strength of the DC source 
and the energy stored in the DC-link capacitance. However, the THD depends mainly on the 
harmonic distortion levels of the drawn current and the inverter output impedance.  
High THD levels lead to low efficiency of electric motors, ageing of electrical machinery 
insulation, shortening of electrical equipment useful life (Abbas and Saqib, 2007) and other 
problems such as overloading of power factor correction capacitors as a result of resonance 
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with the grid impedance and derating of the grid infrastructure. As a result of these, technical 
regulations limit the voltage THD at 5% (Yousefpoor et al., 2012; Zhong and Hornik, 2013).  
To limit the inverter electro-magnetic interference and to attenuate the switching 
frequency of the inverter, an output filter is installed at the output of the inverter. This filter 
determines the passive output impedance of the inverter. Unlike in mechanical generators, 
where the output inductance of the generator is decreased as the size of the generator increases, 
the passive impedance of the inverter often increases with the power rating. These are mainly 
due to the limitations of the power switches and because efficiency requirements limit the 
switching frequency of the inverter. These in return decreases the output filter cross-over 
frequency and increases the passive output impedance.  
1.2 Research aims and objectives 
Many control strategies have been proposed to regulate the inverter output voltage, one 
of the main criteria to judge them is the output THD of the inverter. The state of the art 
controller design for inverters is carried out by either applying a non-linear control algorithm 
such as sliding mode and hysteresis controllers or by using linear compensators such as 
proportional resonant and repetitive compensators. All of them are offered as a  single degree 
of freedom design which leads to the tracking performance of these controllers to be coupled 
with the disturbance rejection performance (Chen et al., 2016). Moreover, many of these 
control schemes are demonstrated using either a bulky capacitor at the output to reduce the 
passive output impedance, or using a direct measurement of the load current and feeding it 
forward to the controller. 
Disturbance observers are the most widely employed two degrees of freedom control 
structures (Aharon, Shmilovitz and Kuperman, 2018a). Their main feature is that they allow 
the designer to separate the design of the disturbance rejection controller from the tracking 
controller. Power inverters are characterized by a strong disturbance coming from the output 
current, and hence one of the critical tasks of the inverter is to minimize the load current impact 
on the output voltage quality.   
In this work, the possibility of using the Uncertainty and Disturbance estimator (UDE) 
technique (Sanz et al., 2016), is explored for estimating the output current of an in inverter and 
to reduce the impact of harmonic currents on the output voltage of the inverter by reducing the 
output impedance of the inverter. 
The UDE is a robust control technique that estimates the model deviation, uncertainties, 
and the disturbance input to the controlled system. It can deliver accurate tracking when time-
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delays and nonlinearities are present in a system (Kuperman and Zhong, 2009, 2011). 
Moreover, the UDE controller decouples the controller tracking ability from the disturbance 
rejection performance through the design of the UDE filter. A second decoupling occurs in the 
frequency domain where the UDE filter design attenuates the low frequency disturbances and 
the UDE reference model determine the high frequency disturbance rejection and noise 
attenuation. However, the UDE filter bandwidth is limited by the actuator dynamics 
(Kuperman, 2015) and therefore in the case where the expected disturbance bandwidth is close 
to the actuator bandwidth a straightforward implementation is not always possible. 
The main advantage of the UDE with power electronics is the ability to control the 
disturbance rejection without affecting the tracking performance which gives it a two degrees 
of freedom nature (Zhong, Kuperman and Stobart, 2011). This is achieved by using the UDE 
to estimate unknown disturbance inputs and use them as a feedforward term to cancel the 
disturbance effect on the output. This fact opens the possibility to directly influence the output 
impedance of the inverter by feeding back an accurate estimation of the inverter output current. 
Moreover, unlike in schemes where the internal inductor current is fed back to the controller, 
this approach permits the reduction of the inverter output impedance significantly.  
This research aims to build on the UDE theory design a novel designs of disturbance 
observer to estimate the strong disturbance arising from the load current. The primary goals to 
achieve in such a design are  
(i) Robustness to load current and low output distortion.  
(ii) Robustness to frequency deviation. Low THD at varying base frequency.  
(iii) Stable operation at no-load and load switching.  
(iv) Good transient response - Low overshoot and short settling times. 
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1.3 The novelty of the contribution 
The solutions developed to address the research aims and objectives are technically linked 
and schematically shown in Fig 1.1, with each paper contribution identified within it. This is 
also reflected in the thesis structure.  
 
Fig 1.1 the thesis overview 
Impedance Shaping for 
Parallel Operation of 
Inverters in Islanded AC 
Microgrids (PEDG 2015) 
Cascaded control to 
shape output virtual 
impedance and improve 
output voltage quality of 
inverters (PEDG 2016) 
Design of UDE 
Frequency Selective 
Filter to Reject Periodical 
Disturbances (IFAC2017) 
UDE-Based Controller 
Equipped with a Time-
Delayed Filter to Improve 
the Voltage Quality of 
Inverters (IEEE TIE, 
Early View) 
UDE-Based Controller 
Equipped with a Multiple-
Time-Delayed Filter to 
Improve the Voltage 
Quality of Inverters 
(Submitted, IEEE TIE) 
UDE-Based Controller 
Equipped with a Multi-
Band-Stop Filter to 
Improve the Voltage 
Quality of Inverters (IEEE 
TIE Sep 2017) 
Repetitive pathway Resonant pathway 
Uncertainty and 
disturbance 
estimator design 
to shape and 
reduce the 
output 
impedance of 
power inverter 
 
Preliminary work 
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The thesis seeks to demonstrate that the two degrees of freedom design of the Uncertainty and 
Disturbance Estimator (UDE) can both reject disturbances and nominalize the tracking 
performance of an inverter. Where the tracking performance defines the inverter internal 
voltage source equivalent to the electromotive force in generators, and the disturbance rejection 
performance determines the output impedance. It also builds upon the classic UDE filter 
designed for rejecting constant disturbances and developed for dealing with the more 
challenging periodical disturbances. It harnesses the relation between the UDE filter designs 
and the closed loop output impedance of a power inverter in developing novel disturbance 
rejection solutions.   
Many filter designs have been proposed to improve the disturbance rejection of the UDE 
(Zhong, Kuperman and Stobart, 2011; Chandar and Talole, 2014). However, as explained in 
(Kuperman, 2015; Aharon, Shmilovitz and Kuperman, 2018b, 2018a), finite actuator 
bandwidth introduces a constraint on both the UDE filter design and the reference model 
design.  
In the voltage source inverter cascaded loop design, the current closed-loop control 
serves as the actuator for the voltage loop. The current controller closed-loop bandwidth is 
limited by the pulse-width modulation transport and computation delays. These constitute a 
limited control bandwidth constraint for the voltage controller design. 
In this thesis four novel UDE designs are proposed for dealing with periodical 
disturbances, taking into account both the bandwidth of the periodical disturbance and the finite 
bandwidth limitation coming from the current closed-loop controller. 
The solution is then divided into two pathways as shown in Fig 1.1 The first pathway is 
the resonant pathway, where the filter is designed as a chain of zero-phase bandpass filters. In 
this pathway two solutions are proposed; (i) a filter made of second-order resonant filter chain 
(ii) a multi-band solution which can deal with periodical disturbance with some uncertainty in 
the fundamental frequency. 
The second pathway is the repetitive pathway, in the first solution, it is offered to 
combine resonant reference model aimed to eliminate the steady-state error in the tracking 
performance with a high order filter followed by a delay to match zero phase action in the 
relevant expected spectrum of the disturbance. The second solution offers a design combining 
multiple delays to increase the controller robustness to uncertainty in the fundamental period 
of the system. 
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1.4 Thesis structure 
The thesis is organized as follows. The background section is dedicated to the description 
of the technical background concepts that are required to provide the relevant context to the 
work described in further chapters. These include the inverter structure followed by a 
discussion and description of pulse width modulation, the inverter output impedance, 
description of the design of the internal current regulator and an overview of various control 
techniques and disturbance observers.  
Chapter 3 tackles the problem of the high passive output impedance. In the chapter, it is 
demonstrated that by using the UDE combined with advanced modulation techniques it is 
possible to reduce the closed loop inverter output impedance below the output filter passive 
impedance and hence to achieve a lower THD value when the inverter is loaded with a non-
linear load. It is also addresses the problem of power sharing among parallel inverters in the 
presence of current harmonics. By using a direct implementation of the UDE to a power 
inverter, it is demonstrated that the current is shared in relation to the UDE filter bandwidth.  
 Chapter 4 addresses the problem of designing a disturbance observer for periodical 
disturbances under bandwidth limitation. The paper describes the method of using frequency 
selective filter design to achieve an accurate estimation of the disturbance input while 
maintaining sufficient stability limits. In this chapter, it is demonstrated that the estimation 
error of the proposed disturbance observer is lower in magnitude than the classic low pass filter 
design. The chapter is published as a paper in IFAC 2017 conference proceedings. 
 Chapter 5   focuses on the issue of designing a disturbance observer for an inverter with 
uncertain output frequency. The proposed solution is to use a high order multi-band stop design 
to significantly reduce the inverter output impedance around frequency regions of interest. 
Furthermore, it is proposed to design the UDE filter by shaping the desired impedance and 
derive the UDE filter from it. The chapter is published as an article in the IEEE Transactions 
on Industrial Electronics. 
 Chapter 6 addresses two critical issues arising from the work in chapter 5. The first issue 
is the effort required to design and implement the proposed filter and the second issue is the 
transient performance of the controller. The chapter describes the methods of using a delay to 
design a low-pass filter with zero phase delay at the points of interests. Experimental results 
are given to demonstrate the successes of the method. The results are then compared to the 
results in chapter 5. The chapter is published as an article in IEEE Transaction on Industrial 
Electronics. 
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 Chapter 7 addresses the frequency robustness of the design proposed in chapter 6. In this 
chapter it is proposed to use multiple delays to shape the output impedance of the inverter and 
by this to increase the frequency robustness of a time-delayed filter. The resulting  algorithm, 
performance is then demonstrated through experimental results and compared to both the 
multi-band stop design offered in chapter 5 and the time delayed filter offered in chapter 6 both 
in terms of transient response and frequency robustness. 
 The thesis concludes with a summary of its findings and future directions for research. 
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2. BACKGROUND  
 
2.1 The basic power inverter 
A power inverter is a converter which converts DC power to AC power (Prince, 1925; 
Owen, 1996). This power converter operates in discrete states. A single phase full bridge 
inverter is capable of driving four different discrete states. Fig 2.1 shows the electrical structure 
of the single phase full bridge inverter. The inverter has two main parts, the switching H-bridge, 
and the output filter. The function of the H-bridge is to generate an alternating voltage at 𝑢𝑢𝑂𝑂 
using its discrete states and the function of the output filter is to filter the high frequency 
components of the modulation. The gate driver is an electronic device which drives the power 
transistor gates in accordance with the controller output.  To prevent the H-Bridge from short-
circuiting the DC source, switches 𝑆𝑆1,𝑆𝑆2 and 𝑆𝑆3, 𝑆𝑆4 are operating in complementary. For 
example when 𝑆𝑆1 is on 𝑆𝑆2  is off and vice versa. The same rule applies to switches 𝑆𝑆3  and  𝑆𝑆4. 
This resembles two binary states which can generate three different voltages across the bridge 
terminals. Table 2.1 shows the different possible states of the H-bridge output, where  𝑆𝑆1 and  
𝑆𝑆3 are the high side switches, 𝑢𝑢𝑂𝑂  is the bridge voltage and 𝑉𝑉𝐷𝐷𝐷𝐷 is the DC-link voltage. 
Table 2.1.The inverter H-bridge states 
𝑆𝑆1 𝑆𝑆3 𝑢𝑢𝑂𝑂 
On Off 𝑉𝑉𝐷𝐷𝐷𝐷 
Off On −𝑉𝑉𝐷𝐷𝐷𝐷 
Off Off 0 
On On 0 
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In low power application, square wave or modified square wave may be acceptable 
(Mythili and Kayalvizhi, 2013) and the DC power source is inverted to AC by switching 
between 𝑉𝑉𝐷𝐷𝐷𝐷 to −𝑉𝑉𝐷𝐷𝐷𝐷. In the case of modified square wave zero states are added in order to 
reduce switching stress and to minimize the 3rd harmonic (Nayak and Hoft, 1975).  Fig 2.2 
shows the sketches of square wave and modified square wave and Fig 2.2.3 shows the 
corresponding spectrum. The concept extends with to Sinusoidal Pulse Width Modulation 
(SPWM) that results in that the more pulses there are, more harmonics are reduced.  In high 
power application, the output of the inverter is expected to be close to a pure sine wave and 
therefore the output of the inverter in this case has to be sine modulated (Power Society, 2014). 
A more detailed description of the SPWM is given in section 2.3.1. There are two main types 
of inverters (i) is the Current Source Inverter (CSI) mainly used to drive high power motors  
(Phillips, 1972), and (ii) is the Voltage Source Inverter (VSI)  (Twining and Holmes, 2003). 
The basis of the division is the type of the energy storage element in the DC bus (Wu et al., 
2008) or whether the DC bus is a voltage source or a current source (Peng, 2003). VSIs can be 
either current controlled as in (Nabae, Ogasawara and Akagi, 1986) or voltage controlled as in 
(Chen and Chu, 1995).  
 
Gate Driver 
Switching H-bridge 
Output filter 
1S
2S
3S
4S
DCV
Fig 2.1 the electrical structure of the single phase power inverter 
𝑢𝑢𝑂𝑂 
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Fig 2.2 Waveform sketches for square wave and modified sine wave 
 
Fig 2.3 The harmonic spectrum of typical square wave and modified square wave 
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2.2 Typical designs of inverter output filter 
The primary purpose of the inverter output filter is to attenuate the switching ripple coming 
from the H-bridge (Loh and Holmes, 2005). There are three common types of inverter output 
filters. The L, LC and LCL filters, where L denotes an inductor and C capacitor. The L filter is 
used in grid-tied current controlled inverters to attenuate the output current ripple while the LC 
and LCL are designed for both current controlled (Moran, Ziogas and Joos, 1989) and voltage 
controlled inverters (Weiss et al., 2004). The LCL filter is mainly adopted when a grid interface 
is desired, to reduce inrush currents when the inverter is connected. In this thesis, the LC filter 
is adopted since the proposed inverter acts in standalone operation.  
Fig 2.4 Circuit representation of the inverter output filter for (a) L filter, (b) LC filter (c) LCL 
filter. 
 
 
 
The LC filter cut off frequency is calculated as  
1
2c
f
LCπ
=                                                            (2.1) 
To attenuate the effect of the switching frequency on the output voltage 𝑓𝑓𝑆𝑆𝑆𝑆, the cut-off 
frequency 𝑓𝑓𝑐𝑐 of the output filter, has to be much smaller than the switching frequency. 
2.3    The Pulse Width Modulation 
2.3.1   Sinusoidal Pulse Width Modulation 
The pulse width modulated signal is generated by comparing a carrier signal to the modulating 
signal. The carrier signal can be either a sawtooth wave or a triangular signal.  The bipolar 
PWM generates a sine averaged signal by switching the bridge voltage between +𝑉𝑉𝐷𝐷𝐷𝐷  to   
−𝑉𝑉𝐷𝐷𝐷𝐷. The unipolar modulator is modulating the output signal using the three possible output 
states (𝑉𝑉𝐷𝐷𝐷𝐷 , 0,−𝑉𝑉𝐷𝐷𝐷𝐷) (Tal, 1976).  Fig 2. 2.5  shows the inverter bridge output for both bipolar 
and unipolar modulators. 
L
C
gL
(a) (b) (c) 
C
LL
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Fig 2.5 Unipolar vs Bipolar SPWM modulation for an inverter 
 
Even though unipolar modulation is more straightforward to implement, the switching stress is 
lower at this mode as a result of the fact that only one leg is switched at each cycle. These lead 
to the efficiency of the unipolar modulated inverter being higher (Lai and Ngo, 1995). 
Therefore it is chosen to be the modulation method in the thesis. 
2.3.2   Double update modulation 
Many PWM methods are proposed to generate a pure sine wave at the output of the inverter. 
The main differences between those techniques are the carrier wave shape and the PWM update 
intervals. The PWM carrier can be either triangular or sawtooth shape (Van de Sype, K De 
Gusseme, et al., 2004) and the update intervals can be either single update or double update. In 
single update the PWM duty cycle is updated once in a switching cycle and in double update 
the PWM duty cycle is updated twice in a switching cycle (Deng, Oruganti and Srinivasan, 
2005). There are two main delay sources in the PWM signal, namely, the sampling, and the 
transport delay (Holmes et al., 2009). While the first is associated with the digital controller 
delay and therefore doesn't exist in analog modulators, the latter is associated with both digital 
and analog modulation. 
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The double update PWM reduces the transport delay by half through updating the output duty 
cycle twice in each switching period. In the digital controller, the duty cycle is updated twice, 
first at the beginning of the switching cycle and the second at the modulated signal peak. Fig 
2.6 shows a digital switching cycle where 𝑇𝑇𝑐𝑐 is the computation delay, 𝑇𝑇𝑆𝑆𝑆𝑆 is the switching 
cycle, 𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃 is a half cycle and PWM update marks the update intervals of the duty cycle. 
2.3.3 Modeling of PWM switching cycle 
In the literature accurate models of uniformly sampled PWM are offered for both s-domain 
(Van de Sype, K De Gusseme, et al., 2004) and z- domain (Van de Sype, K. De Gusseme, et 
al., 2004) These models take into account the impact of the duty cycle operation point over the 
time delay. However, according to (Buso and Mattavelli, 2015), in the case of the inverter, an 
approach of uniformly sampled PWM can be adopted. In this approach, the inverter H-bridge 
can be modeled as a Zero-Order Hold (ZOH) followed by the output filter and the DSP 
sampling and communication time can be modeled as an extra delay block.  
Fig 2.6 shows the timing model of the switching cycle. During 𝑡𝑡𝑜𝑜𝑜𝑜 the bridge average output 
voltage is  
 [ 1,( ) ( , 1]) ( )O DCkT u kT uu V kT⋅ ∈ −=   (2.2) 
where 𝑢𝑢(𝑘𝑘𝑇𝑇) is either the sampled duty cycle or a variable which depends on the modulation 
and inverter bridge topology, k is the sample number and 𝑢𝑢�𝑜𝑜(𝑘𝑘𝑇𝑇) is the average H-bridge 
voltage over a PWM cycle. The majority of power inverters are buck type, therefore, 𝑢𝑢(𝑘𝑘𝑇𝑇) is 
bounded between −1, 1 (Kerkman et al., 1991). According to  (Mattavelli et al., 2008) during 
the switching cycle, the inverter behaves as a ZOH. The ZOH s-domain transfer function is  
 1( )
sT
ZOHH s
e
s
−−
=   (2.3) 
where  𝑇𝑇 is the window length of the ZOH and equals to the PWM update interval time length. 
PWM 
Update 
Carrier 
𝑡𝑡𝑜𝑜𝑜𝑜 
PWM 
Update 
𝑡𝑡𝑜𝑜𝑜𝑜 
Sample 
𝑇𝑇𝐷𝐷 
𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃 
𝑇𝑇𝑠𝑠𝑠𝑠 
𝑇𝑇𝐷𝐷 
𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃 
Fig 2.6. Double update modulated PWM 
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In the case of the double update modulation, the ZOH window length 𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃 equals to half of 
the switching cycle length. Taking into account the computation delay and the Laplace form of 
(2.3) the H-bridge output voltage is 
 ( ) ( ) ( ) csTDC ZOHOU s U es sV H
−⋅ ⋅ ⋅=   (2.4) 
where 𝑇𝑇𝑐𝑐 is the computation delay. 
  2.4 Design of inverter current loop considering the switching cycle model 
 
In a cascaded control scheme, the LC circuit is divided into two equivalent circuits. The first 
equivalent circuit, shown in Fig 2.7, controls the LC filter inductor current and used as the 
actuator for driving the output capacitor voltage. Applying Kirchoff's voltage law to this circuit 
the loop equation is  
 L L o o
di i RL u v
dt
+ = −   (2.5) 
The input to output transfer function in the s-domain is  
 ( ) 1
( )
L
O
I s
U s Ls R
=
+
  (2.6) 
Combining (2.6) with (2.4) yields the current regulator plant as  
 1( )
PWM
c
sT
sTDC
I
es e
s Ls R
VP
−
−−= ⋅ ⋅
+
  (2.7) 
In the case where 𝑇𝑇𝑐𝑐 is an integer multiple of  𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃, the control time delay can be modelled 
as a sum of unit delays. However, when 𝑇𝑇𝑐𝑐 is a fraction of 𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃, then the modified z-
transform (Jury, 1964) has to be used.  By considering the delay index 𝑚𝑚 as  
 [ ]1 , 0,1c
PWM
T mm
T
∈= −   (2.8) 
Fig 2.7 Equivalent circuit  for controlling the inductor current 
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 and, from (2.7) and (2.8) the modified z-transform of the plant model combined with the 
PWM is,  
 ( ) (1 )1 1 (1 )(
(
, 1
)
)
PWM PWM PWM
PWM
PWM
R R RmT T mT
L L L
s m TDC DC
I m RT
L
V V z e ez m e
s Ls R R
eP z
z z e
− − −
− −−
−
+ − −= ⋅ ⋅− = 
  −
+
 , 
 (2.9) 
where  𝒵𝒵𝑚𝑚{⋅} is the modified z-transform operator. Note that when 𝑚𝑚 = 1, equation (2.9) 
becomes the z-transform of the output LC filter and when 𝑚𝑚 = 0, equation (2.9) becomes the 
z-transform of the LC filter with a unit delay at the input. 
In the case where 𝑇𝑇𝑐𝑐 ≪ 𝑇𝑇𝑃𝑃𝑆𝑆𝑃𝑃 the system can be treated as first order and a deadbeat response 
can be achieved. In this case, 𝑚𝑚 ≈ 1 and (2.9) reduces to  
 ) 1(
PWM
PWM
RT
L
DC
I RT
L
eP
z
z
e
V
R
−
−
−
−
=   (2.10) 
By choosing the controller gain 𝐾𝐾𝑃𝑃 as  
 
1
PWM
PWM
RT
L
P RT
L
eK R
e
−
−
=
−
⋅ ,  (2.11) 
and manipulating the current loop compensator 𝐶𝐶𝐼𝐼 to  
 I
DC
PKC
V
=   (2.12) 
the current controller closed-loop transfer function becomes, 
 ( ) ( , )( ,
1
)
( ) ( , )I
I I
I I
C z P z mz m
zC P z m
T
+
⋅
=
⋅
 . (2.13) 
Combining (2.10-2.13) the current regulator closed loop transfer function becomes,  
   
 1( ) PWM
RT
L
I z e zT
− −= ⋅  (2.14) 
showing that a dead-beat response had been achieved for the current regulator. 
Transferring (2.14) to s-domain yields,  
 ( ) PWM PWM
RT sTL
IT e es
− −≈ .  (2.15) 
Equation (2.15) demonstrates the minimum possible current loop delay is achieved.  
In the general case, where 𝑇𝑇𝑐𝑐 is significant, 𝑚𝑚 has to be considered during design. In this case, 
the closed loop becomes a second order system. In the case of 𝑚𝑚 > 0, the damping ratio is 
taken into account when choosing the appropriate current feedback gain  𝐾𝐾𝑃𝑃.  Let’s define  
 PWM
RT
Leα
−
≡   (2.16)
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choosing  (2.12) as the controller yields the controller loop gain as   
 
 (1 )( ) ( ) ( , )
( )
P
m m
I II
zz C z P z m
R z z
KL α α α
α
− − +
= ⋅ = ⋅
−
  (2.17) 
  
The gain 𝐾𝐾𝑃𝑃 can be tuned graphically using the root locus method. A root locus for a system 
where 𝑅𝑅 = 0.5Ω and 𝐿𝐿 = 3𝑚𝑚𝑚𝑚 for different values of 𝑚𝑚 is shown in Fig 2.8. The stability limit 
is marked on the chart as the unit circle and the limit between underdamping to overdamping 
is marked as damping ratio of 0.707.  
 
Fig 2.8 Root locus of the closed-loop transfer function with varying controller gain in the z-
domain 
Table 2.2 Gain and bandwidth values derived from the root locus of Fig 2.8 
𝑚𝑚 Gain at 
ζ =0.707 BW1 at 𝜁𝜁 =0.707 
[kHz] 
0 30 1.6 
0.5 43 2.25 
0.75 59 3 
1 90 5 
                                                 
1 In the context of this thesis, the BW is defined as the crossover frequency of the loop gain. 
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The relation between the damping ratio to the system phase margin for a second order system 
is given in (Nise, 2007) as  
 1
4
2tan
2 1 4
M
ζ
ζ ζ
−Φ
− +
 
 =
 +  
 , (2.18) 
where Φ𝑃𝑃 is the phase margin and 𝜁𝜁 is the closed loop system damping ratio. Therefore every 
constant phase margin can be mapped to a particular damping ratio. Using the direct relation 
between z-domain to s-domain 𝑧𝑧 = 𝑒𝑒𝑠𝑠𝑠𝑠, the constant damping ratio lines can be mapped to the 
z-domain as (Ogata, 1995)     
 
21 [0, ,1]nn j TT ez e ω ζζω ζ− ⋅− ∈= ⋅   (2.19) 
where 𝑇𝑇 is the sampling time and 𝜔𝜔𝑜𝑜 is the natural frequency. Once the gain design is complete, 
the closed-loop current controller transfer function becomes  
 
( )
( )2
( , )
1
1
m m
P
I
m mP P
P
zKT z m
z
R
R K KRz
K R
α α α
α α α α
− + −
+ −
= ⋅
 
− + 

−

 , (2.20) 
which is a second order system. The design guidelines in this section for the current controller 
design are adopted in this thesis. The current closed-loop regulator serves as an internal loop 
in the design of the proposed voltage controller in the thesis. As identified, the voltage regulator 
will be bandwidth constrained as a results of the current controller inner loop dynamics.   
2.5 Inverter output impedance 
The inverter output impedance defines the ratio between the inverter output current to 
the voltage. In inverters operating at open loop, it is mainly influenced by the output filter 
design. In inverters where the output voltage is closed-loop controlled, it is influenced by both 
the output filter and the controller parameters. 
The shaping and knowledge of an inverter output impedance is essential for power flow 
control (Li and Kao, 2009; He and Li, 2011; Mahmood, Michaelson and Jiang, 2015), fault 
current limiting (Moon and Johnson, 1999; Vilathgamuwa, Loh and Li, 2006; Paquette A. D. 
and Divan, 2015), and load sharing.  
2.5.1 Direct feedback design to influence inverter output impedance 
In most cases the passive output impedance of inverter is inductive, this results from the 
inductance of the output filter (Zeng, 2016). In inverters operating at very low voltage 
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microgrids (under 50V), as a result of the line impedance it is expected for the passive output 
impedance to be of resistive nature.  (Li and Kao, 2009). One of the common methods to control 
inverter output impedance is to use the inverter inductor current as a feedforward term. 
This can be done to force resistive impedance (Guerrero et al., 2004, 2005, 2006),  capacitive 
impedance (Zhong and Zeng, 2011, 2014) or high order impedance (Matas et al., 2010).  
 
  
Fig 2.10 An equivalent circuit of a power inverter 
   
Fig 2.9 shows a diagram of an inverter leg equipped with an LC low pass filter and Fig 2.10 
shows an equivalent circuit prevalent in the analysis of power inverters (Tuladhar et al., 1997; 
Zhong, 2013b) where 𝑢𝑢𝑂𝑂(𝑡𝑡) is the average voltage output of the switching bridge.  When the 
bandwidth of the control signal is low compared to the switching frequency, the output voltage 
of the switching bridge is  
 ( ) LO L o
di Ri v
dt
u t L + +=   (2.21) 
(Patel and Agarwal, 2008; Sun, 2011; Zhong and Hornik, 2013), where 𝑣𝑣𝑜𝑜 is the output voltage.  
Taking the Laplace transform of (2.21) and rearranging the output voltage of the inverter yields 
Fig 2.9 A diagram of a typical inverter leg equipped with LC output 
filter  
𝑢𝑢𝑂𝑂(𝑡𝑡) 
𝑅𝑅 𝐿𝐿 
𝐶𝐶 
𝑖𝑖𝐿𝐿 (𝑡𝑡) 
𝑖𝑖𝑜𝑜 (𝑡𝑡) 
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 ( ) ( ) ( ) ( )o O o Ls U s Z sV I s= − ⋅   (2.22) 
with  
 ( ) .o s RZ sL= +   (2.23) 
 Note that in this case, the output capacitor is considered to be a part of the load as described 
in (Zhong and Hornik, 2013).  
Looking at (2.23) and (2.22) when  |𝑗𝑗𝜔𝜔𝐿𝐿| ≫ 𝑅𝑅  the inverter passive output impedance is mainly 
inductive. If 𝑅𝑅 is large, the output impedance will be resistive but this is impractical as high 
output resistance will lead to a deterioration in efficiency.  
Fig 2.11  shows a virtual impedance feedback using the inductor current measurement. Note 
that 𝑢𝑢𝑂𝑂 is the average H-bridge output voltage. The duty cycle term 𝑢𝑢 is calculated directly 
from 𝑢𝑢𝑂𝑂 using (2.2) and fed into the modulator. From Fig 2.11  
 *( ) ( ) ( )( ) o v LO s ZU sV I ss − ⋅=   (2.24) 
 
where 𝑉𝑉𝑜𝑜∗(𝑠𝑠) is the inverter desired internal voltage source and 𝑍𝑍𝑣𝑣(𝑠𝑠) is the desired output 
impedance. Combining (2.22) and (2.24) and rearranging leads to  
 ( )*( ) ( ) ( ) ( ) ( )o o o v Ls V s Z s Z s I sV = − + ⋅ ,  (2.25) 
and the total output impedance of the inverter is the sum of the passive output impedance and 
the virtual impedance  
 ( ) ( ) ( )o vZ s Z sZsΣ +=   (2.26) 
In the case where |𝑍𝑍𝑣𝑣(𝑗𝑗𝜔𝜔)|  ≫ |𝑍𝑍𝑜𝑜(𝑗𝑗𝜔𝜔)| the total output impedance 𝑍𝑍Σ ≈ 𝑍𝑍𝑣𝑣.  In the case where 
pure lossless virtual resistance is desired, 𝑍𝑍𝑣𝑣 can be fixed into constant value. Capacitive and 
inductive virtual impedances can be achieved by feeding back either the integral or the 
derivative of the inductor current.  
Fig 2.11 Controller designed to directly shape the inverter output 
impedance by feeding the inductor current. 
- 𝑢𝑢𝑜𝑜  𝑣𝑣𝑜𝑜
∗ 
𝑖𝑖𝐿𝐿  
𝑍𝑍𝑣𝑣 
23  
This method has two main drawbacks, the first is the fact that the minimum virtual impedance 
magnitude is limited by the passive impedance and the second is that the output capacitor 
current is not taken into account. 
2.5.2 The output impedance of a generic single degree of freedom closed-loop controlled 
power inverter 
Fig 2.12 shows the schematic diagram of a cascaded loop controlled inverter. This inverter 
contains a switching bridge followed by LC filter, and Fig 2.13 shows the model of a cascaded 
loop controlled inverter followed by an LC filter. 
In a cascaded loop controlled inverter, the inductor current is used as a feedback for the current 
controller and 
 ( )*(( ) ( ) ( ))O I L LU s C I sIss −= .  (2.27) 
where 𝐶𝐶𝐼𝐼(𝑠𝑠) is the current controller compensator and 𝐼𝐼𝐿𝐿∗(𝑠𝑠), 𝐼𝐼𝐿𝐿(𝑠𝑠) are the inductor reference 
current and the measured current respectively. The voltage is regulated by setting the reference 
to the current regulated as  
 ( )* *( ) )) ( ) ((VL o oC s Vs s VI s= − .  (2.28) 
where 𝐶𝐶𝑉𝑉(𝑠𝑠) is the voltage controller compensator and 𝑉𝑉𝑜𝑜∗(𝑠𝑠) ,𝑉𝑉𝑜𝑜(𝑠𝑠) are the output reference 
voltage and the output voltage respectively. Combining (2.27) with (2.28) yields,  
 ( )*( )( ) ( ) ( ) ) )( )( (O IV o o I LU C V ss s C s V ss C sI−⋅ −= .  (2.29) 
Fig 2.12 A schematic diagram of a dual-loop controlled inverter 
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 Comparing (2.29) to (2.24), it appears the cascaded loop control is a single closed loop control 
with an additional impedance term (He and Li, 2012), where 𝐶𝐶𝐼𝐼 acts as the virtual impedance 
term 𝑍𝑍𝑣𝑣. However, this is not the final impedance term as the inductor current contains both 
the load and output capacitance currents. Moreover, substituting (2.29) into (2.22) yields,  
 *( ) ( )( ) ( ) ( )
1
( ) ( )
( ) ( ) )1 ( ( )
I IV
V V
o
o o
I
Z
L
I
s s s sV
s s s
C C C Zs V s I s
C C C C s
Σ
+
= −
+ +
,  (2.30) 
which shows that the total output impedance 𝑍𝑍Σ yet depends on the filter passive impedance.   
In many cases, to simplify the design of the cascaded loop control, the outer loop is designed 
under the assumption that the current loop dynamics are faster than the voltage loop dynamics 
(Ying-Yu, 1995).  Using this assumption the current and voltage loop can be decoupled in the 
frequency domain and tuned independently (Vilathgamuwa, Perera and Choi, 2002). In this 
case, well within the bandwidth limitation of the current closed-loop, it is possible to assume 
that  
 * ( ) ( )L Li t i t≈  . (2.31) 
where 𝑖𝑖𝐿𝐿∗ is the current regulator reference signal. Taking (2.31) into account the simplified 
form of the output voltage is  
 
* ( ) ( )( ) L oo
I s IV
sC
ss −=   (2.32) 
where 𝐼𝐼𝑜𝑜 is the inverter load current. Combining (2.32) with (2.28) yields,  
 *( ) ( ) ( )( ) ( ) ( )
( ) (1 (1) ( ) )
V
V V
V V
o o o
V V
P C PV I
P C P C
s s sV s s s
s s s s
=
− −
−  , (2.33) 
where 𝑃𝑃𝑉𝑉 is the voltage plant and 
  1VP sC
= .  (2.34) 
Fig 2.13 Model and control schematic of a cascaded loop controlled inverter 
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From (2.34) the total output impedance in low-bandwidth is  
 
1
( )( )
( ) ( )
V
V V
sZ
C
s
s
P
P sΣ
=
−
.  (2.35)  
and the closed loop tracking transfer function is 
 ( ) ( ))
( ) (1
(
)
V V
V
V V
s sP C
P C
T s
s s−
=   (2.36) 
In this type of design, the voltage tracking performance is coupled to the output impedance 
through 𝐶𝐶𝑉𝑉 and the compensator design affect both the internal source and the output 
impedance. As a rule of thumb the voltage controller design bandwidth is limited to one-tenth 
of current controller closed loop bandwidth. 
2.6 The effect of output impedance on the power quality at the inverter 
output 
An equivalent circuit of a power inverter is shown in Fig 2.14. The output voltage of the 
inverter is 
 *( ) ( ) ( ) ( )o o oV s s s sV Z IΣ= −  . (2.37) 
In the case where non-linear load is connected at the output of an inverter the expected steady-
state current is  
 ( )0
1
sino n n
n
i I n tω θ
∞
=
= +∑   (2.38) 
 where 𝜔𝜔0 is the inverter output base (mains) frequency. 
 
 Analysis of the effect of harmonic currents of a non-linear load on the output voltage can be 
done separately for each frequency (Zhong et al., 2012; Zhong, 2013a). Therefore the output 
voltage of the inverter at each harmonic is  
Fig 2.14 An equivalent circuit model of 
power inverter 
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 *0 0 0 0( ) ( ) ( ) ( )o o oV jjn V jn Z In jnω ω ω ωΣ= − ⋅   (2.39) 
and the expected Total Harmonic Distortion is  
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= ⋅=
∑
  (2.40) 
From (2.37-2.40) it is understood that the inverter output impedance plays a crucial role in the 
determination of the inverter output voltage THD. 
2.7 Overview of inverter control techniques 
The voltage regulation of a power inverter is a fundamental design factor in the control of the 
power inverter. One of the common challenges is to maintain high power quality when loaded 
with non-linear loads. Many approaches have been proposed in the literature to regulate the 
output voltage quality and improve its quality. The main approaches are reviewed in the 
follows. 
2.7.1 Proportional-resonant control 
In the case of power inverters, the controller has to both track and reject sinusoidal signals. 
Straightforward use of PI controller is not possible as this will lead to both steady-state tracking 
𝑉𝑉𝑜𝑜
∗ 
𝑍𝑍Σ 
𝐼𝐼1 𝐼𝐼2 𝐼𝐼𝑁𝑁 
Inverter Load 
𝑉𝑉𝑜𝑜 
Fig 2.15 Model of inverter connected to a non-linear load 
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error and limited disturbance rejection. This is due to a finite gain in the fundamental frequency 
(Yuan et al., 2002; Blaabjerg and Chen, 2006). A schematic diagram of PR controller is shown 
in Fig. 2.16 where 𝑦𝑦∗(𝑡𝑡) is the output reference, 𝑦𝑦(𝑡𝑡) is the output signal, 𝑒𝑒(𝑡𝑡) is the error 
signal and 𝑟𝑟(𝑡𝑡) is the controller output. The PR controller for single frequency is derived from 
the generalized integrator theory as follows.   
Consider the error signal  
 si( n) ( )e t A tω=   (2.41) 
where 𝜔𝜔 is the frequency of the sinusoidal signal to track, similarly to integral controllers for 
direct signal, the desired output of the controller is the amplitude integration of the error input 
(Yuan et al., 2002) e.g.  
 s( )) in(tr tt A ω⋅=   (2.42) 
The Laplace transforms of (2.41) and (2.42) are,  
 2 2( )E s A s
ω
ω+
=   (2.43) 
 2 2 2( ) ( )
sR s A
s
ω
ω+
=  . (2.44) 
The desired resonant compensator 𝐶𝐶𝑅𝑅(𝑠𝑠) is derived by   dividing (2.44) by (2.43), 
 2 2
( )( )
( )R
R s sC s
E s s ω
= =
+
 . (2.45) 
The PR compensator is a combination of proportional gain and a generalized integrator its 
term is given by  
 2 2( )PR P rsC
sK K
s ω
= +
+
  (2.46) 
where 𝐾𝐾𝑃𝑃 is the proportional gain and 𝐾𝐾𝑟𝑟 is the generalized integrator gain. These design 
parameters should be chosen with accordance to the stability limits and the desired tracking 
and disturbance rejection performance (Kuperman, 2015).  In the case where the disturbance 
Fig 2.16 Schematic diagram of proportional resonant 
compensator 
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or the signal to track is expected to contain harmonics (2.46) becomes a multi-resonant 
compensator of the form 
 2 2
1 )
( )
(
N
PR P rh
h
sK K
s h
C s
ω=
= +
+∑   (2.47) 
where ℎ is the harmonic order and 𝑁𝑁 is the number of parallel resonant compensators (Timbus, 
Teodorescu, et al., 2006). In the literature, these type of controllers are implemented in a single 
degree of freedom which leads to coupling between disturbance rejection and tracking 
performance in a similar way to the coupling shown in section 2.5.2 In this thesis a two degrees 
of freedom multi-resonant type controller is proposed in chapter 4. It is worth to note that this 
type of controllers are sensitive to frequency deviations. Adaptive mechanism are reported in 
the literature (Timbus, Ciobotaru, et al., 2006). However those are changing the compensator 
parameters in accordance with the frequency variations. A two degrees of freedom frequency 
robust multi-resonant controller is proposed in chapter 5 of this thesis.   
2.7.2 Repetitive control 
The repetitive controller is based on the internal model principle (Bin Zhang et al., 2008; 
Hornik and Zhong, 2010b). The fundamental idea is that the compensator is made of a positive 
feedback inner loop consists of a low-pass filter cascaded with a single period delay. In this 
way, the compensator gain is close to infinite at the multiples of the delay frequency within the 
bandwidth of the low-pass filter. From Fig 2.17 The transfer function of the repetitive 
compensator is  
 1( )
1 ( ) dRP s
C s
W s e τ−
=
−
.  (2.48) 
where 𝑊𝑊(𝑠𝑠) is a low pass filter designed to limit the compensator bandwidth and to increase 
the system stability. Following (2.48)  the poles of the compensator 𝐶𝐶𝑅𝑅𝑃𝑃(𝑠𝑠) are the solution of  
 )( djeW j ωτω −= . (2.49) 
In (Zhong and Hornik, 2013) it is shown that when 𝑊𝑊(𝑠𝑠) is chosen as first order low-pass filter, 
the compensator poles can be approximated using the Lambert function presented in (Corless 
et al., 1996) and that the delay time is chosen by the pole approximation. In chapter 6 of this 
thesis it is shown that in the general case of choosing 𝑊𝑊(𝑠𝑠) as an n-th order low pass filter, the 
time delay can be chosen so that the sum of the filter delay and the repetitive delay will add up 
to a single period delay at the fundamental frequency for the rejection of all the harmonics up 
to the bandwidth of the filter 𝑊𝑊(𝑠𝑠) or to half a period delay for the rejection of odd harmonics 
(Costa-Castello, Grino and Fossas, 2004; Zhou et al., 2006).  
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This type of controller shows good results when the frequency is constant. However, 
they are highly sensitive to frequency variations. Methods to improve the robustness of this 
type of control includes adaptive mechanism which updates the internal filter with accordance 
to variations in the fundamental frequency (Hornik and Zhong, 2010a) and using high order 
repetitive control (Ramos, Costa-castello and Josep, 2015). However, the update of the internal 
filter requires the measurement or computations of the frequency and the proposed high order 
repetitive controllers be of a single degree of freedom structure which leads to a coupling 
between tracking performance to disturbance rejection performance. A two degrees of freedom 
multiple delay repetitive type controller is proposed in chapter 7 of the thesis. 
 
2.7.3 Other control methods 
Hysteresis control is one of the simplest non-linear controllers, it is mainly used to 
regulate the inverter inductor current (Kang and Liaw, 2001; Krismadinata, Rahim and 
Selvaraj, 2007). The main idea behind it is to create a hysteresis band for the inductor current 
which switches the voltage between  −𝑉𝑉𝐷𝐷𝐷𝐷 to 𝑉𝑉𝐷𝐷𝐷𝐷 in order to keep the current within the 
hysteresis band by using a simple control law. The hysteresis band is divided to an upper band 
and a lower band when the current crosses the upper band then the inverter bridge is switched 
to –𝑉𝑉𝐷𝐷𝐷𝐷 and when the current crosses the lower band then the inverter bridge is switched to 
𝑉𝑉𝐷𝐷𝐷𝐷 . The upper band is usually the reference current plus a margin value and the lower band is 
the reference current minus a margin value.   
Sliding mode control is one the most common non-linear controllers applied in power 
inverters (Tai and Chen, 2002; Kukrer, Komurcugil and Doganalp, 2009; Komurcugil et al., 
2016). The main idea behind it is to define a sliding surface within the state phase plane and 
switch between the inverter bridge discrete states accordingly. Among its strongest points are 
simple implementation and robustness to both disturbances and parameter variations. However, 
+ + 𝑒𝑒 
𝑒𝑒−𝜏𝜏𝑑𝑑𝑠𝑠 𝑊𝑊(𝑠𝑠) 
Fig 2.17 Schematic diagram of repetitive compensator 
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varying switching frequency, chattering around the sliding surface are among its drawbacks 
and might prevent it from being used for inverter control in industrial applications. 
A Lyapunov based approach has been proposed by (Komurcugil et al., 2015) has shown 
good results, yielding low THDs which suggests that the method output impedance is low. 
However, the approach is directly measuring the inverter load current, and hence a feedforward 
approach may achieve similar results. 
A deadbeat control for single phase power inverters is proposed in (Kawamura, 
Chuarayapratip and Haneyoshi, 1988; Mohamed and El-Saadany, 2008; Zeng and Chang, 
2008) This control method guarantees the convergences of the closed-loop system within a 
finite time. However, the method heavily depends on the knowledge of the inverter parameters 
and sensitive to system parameter uncertainties (Timbus et al., 2009). 
 A model predictive control which includes an estimation of the output current has been 
proposed for three-phase inverter in (Cortes et al., 2009). This controller optimizes the next 
switching sequence to minimize the tracking error. However, the assumption that the load 
current has no dynamics can lead to a good result only at a very high PWM and sampling 
frequency, and the controller has to solve an optimization problem at each switching cycle 
which may suggest a need for an high-performance microcontroller. 
2.8 Disturbance observer based design 
The majority of controlled systems contain uncertainties in their models, disturbances 
and noise inputs. In the case where the disturbance is measurable, it can be fed forward to the 
control signal to suppress its impact on the system output. However, in many cases, the 
disturbance input to the controller cannot be measured for various reasons.  
Single degree of freedom controllers have many design targets to meet such as stability, 
tracking performance, disturbance rejection, and robustness. Over the years disturbance 
observer based design has been developed independently for different applications (Chen et 
al., 2016). This observer can be divided into two main types; the first type considers the 
disturbance as an unknown input and the second is an extended state observer, where the 
disturbance observer is modeled as a system state.  
The main reason for using the two degrees of freedom design is that the decoupling 
between the disturbance rejection and the tracking performance makes it a straightforward 
method for designing a separate disturbance rejection and tracking controller. Moreover in the 
case of inverters the reference has energy in the base frequency but the disturbance may contain 
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energy in both the base frequency and its multiplies. This makes two degrees of freedom design 
even more attractive for inverter control.  
2.8.1 Frequency domain design of disturbance observer 
The frequency domain design of the disturbance observer has been proposed by (Ohishi, 1983)2 
and described in (Oboe, 2018). The fundamental idea in it, is that the lumped disturbance which 
contains the disturbance input uncertainty and noise, can be estimated as long as they are 
bandwidth limited signals.   
 
Fig 2.18 shows a schematic diagram of disturbance observer two degrees of freedom control. 
𝑃𝑃(𝑠𝑠) and 𝑃𝑃𝑜𝑜(𝑠𝑠) are the true plant and the nominal plant, 𝐶𝐶𝑜𝑜(𝑠𝑠) is the nominal compensator and 
𝑄𝑄(𝑠𝑠) is a low-pass filter and 𝑢𝑢 is the system input. In this control method 𝑢𝑢𝑑𝑑 represents the 
lumped disturbance. The lumped disturbance contains three elements; the nominal model 
mismatch, the measurement noise and the disturbance input and equals to  
 1( ) ( ) ( ) ( ) ( ) ( )d nU s P s Y s D s P s N s
−= ∆ + + .  (2.50) 
where, 
 1 1(( ) ( ))n sP s P P s
− −∆ −= ,  (2.51) 
and represents the model uncertainty and 𝑁𝑁(𝑠𝑠) is the measurement noise. Since 𝑢𝑢𝑑𝑑 is not 
causal, the disturbance observer output approximates 𝑢𝑢𝑑𝑑 by passing it through a the low pass 
filter 𝑄𝑄(𝑠𝑠) and 
  
 ˆ ( ) ( ) ( )d dU s s UQ s= ⋅  . (2.52) 
 
                                                 
2 The source article is in Japanese 
Fig 2.18 Control diagram of disturbance observer based controller 
𝑃𝑃(𝑠𝑠) 
𝑃𝑃𝑜𝑜
−1(𝑠𝑠) 
+ + 𝑦𝑦 𝑜𝑜 𝑢𝑢 
+ − 𝑑𝑑𝑙𝑙 𝑄𝑄(𝑠𝑠) ?̂?𝑑𝑙𝑙 
− + 𝐶𝐶𝑜𝑜(𝑠𝑠) − + 𝑦𝑦𝑟𝑟 𝑒𝑒𝑦𝑦 
DOB 
+ + 𝑢𝑢𝑑𝑑 𝑟𝑟 
𝑦𝑦� 
32  
The output of the system is  
 ( )( ) ( ) ) ( )(Y s U s D s P s= + ⋅   (2.53) 
Combining (2.50-2.53) yields, 
 
 2
(1 )
(1 ) (1 ) (1 )
n n n
n n n n
P P P P Q P P QR D N
P Q P P Q P P
Y
P PQ
⋅ ⋅ ⋅ − ⋅ ⋅
⋅ + ⋅ + ⋅
− + − + + ⋅
=
−
, (2.54) 
 
and in the frequency range where 𝑄𝑄(𝑗𝑗𝜔𝜔) ≈ 1 (2.54) reduces to  
 ( ) ( ) ( )( ) n sY RP ss N s⋅ +=   (2.55)  
which is the nominal system. The nominal controller 𝐶𝐶𝑜𝑜(𝑠𝑠) can then be designed  in accordance 
with the desired tracking performance. 
2.8.2 Uncertainty and Disturbance Estimator 
The UDE was first proposed in (Sanz et al., 2016). The UDE is an improvement of the Time 
Delay Control (TDC) developed by (Youcef-Toumi and Ito, 1990) which uses a time delay to 
estimate the non-causal derivatives of the inverse system. The fundamental idea behind it is to 
force the controlled system to have a nominal system dynamics. The design of the UDE is 
proceeds as follows.  
Consider a linear system of the form  
 ( ) ( )n nA dx B uA x B+ + += ∆ ∆ +   (2.56) 
where 𝐴𝐴𝑜𝑜 and 𝐵𝐵𝑜𝑜 denotes the nominal system and Δ𝐴𝐴 and Δ𝐵𝐵 are the model uncertainties 
(equivalent to Δ𝑃𝑃 𝑖𝑖𝑜𝑜 2.51). The lumped disturbance and uncertainty is  
 du Ax Bu d= ∆ + ∆ +   (2.57) 
which can be derived as  
 d n nu x A x B u= − − . (2.58) 
However, ?̇?𝑥 is not implementable due to causality issues hence the estimated disturbance is  
 ˆ ( )d d ut gu u=    (2.59) 
where 𝑔𝑔𝑢𝑢 is the impulse response of the stable filter 𝐺𝐺𝑢𝑢(𝑠𝑠), which is similar to DOB design just 
in the time domain. The UDE implementation has two constraints, the first is that all the system 
states have to be known or measurable and the second is that the system has to be in canonical 
form due to the pseudo inverse operation on the control law (Sanz et al., 2016) more details on 
the UDE approach can be found at chapter 3 of this thesis.  
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2.8.3 Extended State Observer 
The Extended State Observer (ESO) is an extension of the classic state observer to 
estimate both the unmeasurable states of the system and all the states of the disturbance 
dynamics.  Under certain conditions, a disturbance can be observed in cases where the 
disturbance is expected to satisfy a known n-th order ordinary linear differential equation 
(Johnson, 1970).  
Consider a linear system of the form  
 ( )( ) ( ) ( )
( )
n n
n
x A x t B u t
y C
d t
x t
=
=
+ +
  (2.60) 
where 𝐴𝐴𝑜𝑜 and 𝐵𝐵𝑜𝑜 are the state and input matrices and 𝐶𝐶𝑜𝑜 is the output vector. Under the 
assumption that the disturbance dynamics can satisfy a known linear differential equation, the 
disturbance dynamics can be modeled by the following exogenous system,  
 ( ) ( )
( ) ( )
w t Ww t
d t Vw t
=
=

 , (2.61) 
where 𝑤𝑤 is a vector representing the disturbance internal states and 𝑊𝑊 and 𝑉𝑉 are the disturbance 
model state and output matrices respectively. Augmenting (2.61) with (2.60) to a combined 
system yields,  
 
( ) ( ) ( )
( ) ( )
T T
T
z t A z t B u t
y t C z t
= +
=

  (2.62) 
where,  
 [ ] [ ]( ) ( ) ( ) , , 0 , 0
0
Tn n
n n
T T
T T T
A B V
z t x t w t A B B C C
W
 
 = = = =   
 
  (2.63) 
Further assuming that both (𝑊𝑊,𝐵𝐵0𝑉𝑉) and (𝐴𝐴𝑠𝑠 ,𝐶𝐶𝑠𝑠) are observable (Guo and Chen, 2005), the 
following extended observer is designed as  
 ( )ˆˆ ˆ( ) ( ) ( ) ( ) ( )
ˆ( ) ( )
T T L
T
z t A z t B u t K y t y t
y t C z t
= + + −
=

 , (2.64) 
where  ?̂?𝑧(𝑡𝑡) = [𝑥𝑥�(𝑡𝑡) 𝑤𝑤�(𝑡𝑡)]𝑠𝑠   and  𝐾𝐾𝐿𝐿 is the observer gain.  From (2.61-2.63) the disturbance 
is estimated as   
 [ ]ˆ ˆ( ) ( )0 Vd t z t= ⋅ .  (2.65)  
The ESO estimation error is 
 ˆ( )( ) ( )ze t z t z t= − .  (2.66) 
 and the error dynamics are  
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 ( )( ) ( )z T L Te t A K C e t= −   (2.67) 
Assuming that the pair (𝐴𝐴𝑜𝑜,𝐵𝐵𝑜𝑜) is controllable the extended disturbance observer control law 
is  
 ( ) ( )* *
0
ˆ ˆ ˆ( ) ( ) ( )) ) ( )( (
t
I Pd t K x x d K tu t x txτ τ τ+ − + −= − ∫   (2.68) 
where 𝐾𝐾𝑃𝑃 is the proportional state feedback gain 𝐾𝐾𝐼𝐼  is the integral state feedback gain and 𝑥𝑥∗ 
is the state reference. It is interesting to note that in the case where all the system states are 
known the functionality of the extended state observer is the same as that of the disturbance 
observer in the sense that the design includes the determination of the disturbance dynamics as 
in eq. (2.61) and a nominal controller as in eq. (2.68). Furthermore, the requirement for the 
disturbance dynamics to be known is in some sense equivalent to the requirement of the UDE 
and DOB methods for the disturbance to be included in the bandwidth of their filter, e.g. for 
𝑄𝑄(𝑠𝑠) ≈ 1  at the expected disturbance bandwidth. 
2.9 Conclusion 
In this chapter it has been discussed that one of the best solutions for designing an 
inverter controller where both the inverter internal EMF and output impedance are designed 
separately is to use a two degrees of freedom controller. However, DOB based two degrees of 
freedom controllers in the existing literature are designed to observe and therefore reject 
disturbances with either slow varying dynamics or in some cases periodical containing single 
harmonic. The main body of the thesis shows several novel two degrees of freedom controller 
designs for rejecting periodical disturbances and tracking periodical signals. 
The next chapter shows the impact of the inverter output impedance on harmonic power 
sharing in parallel operation of inverters and  superiority of UDE based design over using the 
inverter inductor current as a feedforward term. Chapter 4 shows a multi resonant 
implementation of UDE to estimate and reject harmonic disturbances. Chapter 5 shows 
frequency a robust design of UDE controller to reject periodical disturbances with varying 
period times. Chapter 6 shows combined design of time-delay UDE filter with resonant 
tracking controller and chapter 7 shows design containing multiple delays to reject periodical 
disturbance with varying period times. The thesis is concluded at chapter 8 with directions for 
future work. 
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3.  Preliminary Studies on Application of UDE to Power Inverter 
Control 
3.1 Introduction 
Power electronics are essential to integrate renewable energy sources, storage equipment and 
Uninterruptable Power Supply (UPS) systems to the grid. The operation of power inverters 
plays a key role in modern micro-grids (Lasseter, 2002) and emerges several challenges, i.e. to 
keep the system stable, to maintain high output voltage quality and to be able to define the 
closed loop virtual impedance for different applications such as parallel operation (Guerrero, 
Vicuña, Garc’ia, Matas, Castilla and Miret, 2005; Guerrero, Matas, De Vicuña, Castilla and 
Miret, 2006), oscillation damping (Lazzarin, Bauer and Barbi, 2013), fault current limiting 
(Paquette and Divan, 2015; Konstantopoulos, Zhong and Ming, 2016).  
Limiting the magnitude of an inverter impedance is essential in order to maintain low voltage 
THD at the inverter output and to bypass the harmonic currents. In the literature, various 
methods have been proposed for inverters connected to a load to bypass harmonic currents and 
maintain high power quality at the output of the inverter. Since power quality improvement is 
of major importance, Proportional Resonant (PR) controllers have been designed and represent 
a well-established method where a voltage feedback is used for compensating the harmonic 
current (Castilla, Miret, Matas, de Vicuna and Guerrero, 2009). However, the PR method is 
not robust to deviations in the fundamental frequency (Hornik and Zhong, 2011) and requires 
high computational power, which results from the need of separate parallel compensators for 
each harmonic. Another method for compensating harmonic currents is to add an integration 
of the current feedback to the voltage signal. This method creates a closed loop capacitive 
output impedance to compensate the harmonic currents (Zhong and Zeng, 2014) but may suffer 
from instability issues in the presence of inductive loads and is only capable to compensate for 
a single harmonic. Moreover, as shown in chapter 2 direct shaping of the inverter output 
impedance using the inductor feedback is limited by the natural output impedance of the 
system.  
The knowledge of output impedance is also crucial for load sharing. One of the key issues in 
parallel operation of inverters is to share the load current proportionally to the inverter size 
(Zhong, 2013; Zhong and Hornik, 2013). Many methods for achieving this goal are based on 
the droop controller (Tuladhar, Jin, Unger and Mauch, 1997, 2000; Zhong, 2013). However, 
those are heavily dependent on the knowledge of the output impedance. Moreover, classic 
droop controllers are used as a form of PLL used for power sharing in the fundamental 
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frequency (Zhong and Boroyevich, 2013) and in the absence of harmonic current regulation 
the harmonic current sharing is expected to be related to the inverter output impedance.   
In this chapter a UDE based virtual impedance scheme is proposed. In (Zhong, Kuperman and 
Stobart, 2011) it has been proven that using the UDE control strategy, the closed-loop system 
has two degrees of freedom, and therefore the virtual impedance can be shaped as part of the 
controller design. Moreover, the output impedance can be shaped to be lower than the output 
LC filter impedance to improve the output power quality. It is also shown that the use of UDE 
for voltage regulation can shape and reduce the virtual output impedance of the inverter. The 
reduction of the output impedance is demonstrated through a comparison to inductor 
feedforward method and the output impedance accuracy is demonstrated by the current 
distribution of parallel operating inverters.  
 
3.2 UDE Overview 
The UDE controller uses an estimation of the model deviation and of the external disturbance 
by calculating them from the nominal model equations (Zhong, Kuperman and Stobart, 2011). 
To further explain this, consider the linear, time-invariant plant  
 ( ) ( ) ( )n nx t A x t B u t= +   (3.1) 
where 1( ) ( )]( ) [
T n
nx t x xt t= ∈ℜ  is the state vector and ( )
mu t ∈ℜ  denotes the input. The 
deviated dynamics associated with (3.1) are described by  
 ( ) ( ) ( ) ( ) ( ) ( )n nx t A A x t B B u t d t= + ∆ + + ∆ +   (3.2) 
where ,A B∆ ∆  are the model deviation from the nominal matrices nA   and nB  respectively 
and ( )d t  is the disturbance. Let  
 ( ) ( ) ( )m m m mx t A x t B c t= +    (3.3) 
be the desired reference tracking model where 1 x )[ ( ) ( ]
T m
m mn tx t ∈ℜ  is the desired state and 
( )c t  is the command signal. According to (Zhong, Kuperman and Stobart, 2011), defining the 
error as 𝑒𝑒 = 𝑥𝑥𝑚𝑚 − 𝑥𝑥 and forcing the error dynamics as ?̇?𝑒 = 𝐴𝐴𝑚𝑚𝑒𝑒 the desired tracking can be 
achieved using the control law  
 ˆ(( ) ( ) () ) ( )m m n dc t A x tBu t A x t B u t− −= +    (3.4) 
with  ˆdu  defined as  
 ( ) ( )ˆ ( )d U dt g tu u t=    (3.5) 
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where ( )Ug t  is an impulse response of a low-pass filter, ( )du t  is the lumped uncertainty and 
disturbance and  
 ( ) ( ) ( ) ( ) ( ) ( ) ( )d t Ax t Bu t d t x t Axu t Bu t= ∆ + ∆ + = − −   (3.6) 
If the following criterion holds (Zhong and Rees, 2004):  
 [ ( ) ( ) 0[ ] ]m m nB A B c t A X AXI B X d t
+⋅ ⋅ + − − ∆ −− =   (3.7) 
where B+  is the pseudo inverse of B , then according to (Zhong, Kuperman and Stobart, 2011) 
the reference is tracked. Note that if B  is square invertible matrix, then the condition is always 
satisfied. Defining  
 1 ,( ( ))m m ms sI AH B
−= −   (3.8) 
the controlled state of (3.1) can be written as in (Zhong, Kuperman and Stobart, 2011)   
 ( ) ( ( ) ( ) ( ))m d dC sX s H s H s B B U s
++ ⋅=    (3.9) 
where ( )X s  is the Laplace transform of ( )x t   and  
 1)( ) ( )(1 ( )d m UH s sI A G s
− −= − .  (3.10) 
A closer look at (3.9) shows that indeed, using the UDE strategy, the disturbance rejection is 
decoupled from the reference tracking through the design of 𝐺𝐺𝑈𝑈(𝑠𝑠). 
3.3 Proposed cascaded controller 
The proposed controller forms a cascaded as shown in Fig 3.1. The inner loop controls the 
inverter current 𝑖𝑖𝐿𝐿 by regulating the duty-cycle. The outer loop controls the capacitor voltage 
𝑣𝑣𝑜𝑜, by regulating the inner loop reference. The capacitor voltage is the system output. Since the 
inverter voltage is implemented digitally, the internal delays of the PWM must be taken into 
𝑖𝑖𝐿𝐿 
PWM drivers Current controller 
Voltage 
controller 𝑣𝑣𝑟𝑟 𝑖𝑖𝑟𝑟 
DC 
AC 
Inverter 
L
O
A
D 
𝑖𝑖𝐿𝐿 𝑖𝑖𝑜𝑜 
𝑣𝑣𝑜𝑜 
𝑅𝑅 𝐿𝐿 
𝐶𝐶 
Fig 3.1 Cascaded control structure 
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account. The main task of the current loop design is to achieve a very high bandwidth in order 
to consider it as a unity-gain loop (Maffezzoni, Schiavoni and Ferretti, 1990). 
    Because of the high bandwidth required for the current control loop, the PWM and digital 
control time delays should be taken into account. In order to minimize these incorporated 
delays, an asymmetric PWM method has been adopted (Deng, Oruganti and Srinivasan, 2005). 
In this method, the PWM comparator register is updated twice in each switching cycle. The 
first update is at the beginning of the cycle, determining the transistor ON time and the second 
is when the counter reaches the maximum. The second time determines the transistor OFF time. 
This results in the PWM update frequency being double the switching frequency. More 
information about the modulation technique can is in section 2.3.2.                                    
3.3.1 Current compensator design 
Figure 3.2 shows the closed loop model of the current controller with a proportional 
compensator. This model incorporates the PWM modulation model represented by 𝐻𝐻𝑍𝑍𝑍𝑍𝑍𝑍(𝑠𝑠), 
the control time delay represented by 𝑒𝑒−𝑠𝑠𝑇𝑇𝑐𝑐  and the filtering process represented by 𝐺𝐺𝐿𝐿𝐿𝐿(𝑠𝑠). 
The PWM is approximated as Zero Order Hold (ZOH) (Buso and Mattavelli, 2015), the ZOH 
is defined in the s-domain as  
 1( )
PWMsT
ZOH
eH s
s
−−
=   (3.11) 
 where 𝑇𝑇𝑃𝑃𝑃𝑃𝑃𝑃 is the PWM delay and depends on both the modulation technique and switching 
frequency. The transfer function from the inverter H-bridge voltage to the inductor current is  
 ( ) 1
( )
L
o
I s
U s Ls R
=
+
  (3.12) 
In a bandwidth much lower than the PWM frequency the ZOH piecewise signal can be 
approximated as continuous and  
 ( ) 1I sP Ls R
=
+
  (3.13) 
Fig 3.2 Current loop diagram 
𝑣𝑣𝑜𝑜 
𝐻𝐻𝑍𝑍𝑍𝑍𝑍𝑍(𝑠𝑠) 1𝐿𝐿𝑠𝑠 + 𝑅𝑅 + - 𝑒𝑒−𝑠𝑠𝑇𝑇𝑐𝑐 + - 𝐾𝐾𝑃𝑃 𝑖𝑖𝐿𝐿∗ 𝐼𝐼𝐿𝐿 
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and when choosing the current compensator to be  
 ( )I PC s K= ,  (3.14) 
the inductor closed loop transfer function becomes, 
 *1 1 1( )( ) ( )
1 1
P
o
P P
P
L
P
L
K I s V sL LR K R Ks s
R K K
I
R
s = ⋅ − ⋅
+ ++ +
+ +
  (3.15) 
where 𝐾𝐾𝑃𝑃 is the current compensator static gain and for PI control of the form  
 1( ) II PI
sC
s
Ks τ+=  , (3.16) 
the inductor current is   
 *
2 2
1 1(
1
((
1
)) )IL L
PII PI I PI
PI PI PI PI
o
ss I V
K R K Rs
sI s s
KL L
K KK K
s s s
τ
τ τ
+
−= ⋅
   + +
+ + + +   
   
  (3.17) 
  
More information about proportional current compensator design considering the PWM model 
is in section 2.4. 
3.3.2 Modelling the inverter voltage plant for UDE control design 
The voltage loop design starts from modelling the output voltage dynamics. Looking at Figure 
3.1, the dynamics are described from  
 oo L
dv i
dt
C i= −   (3.18) 
In a more accurate model, the output impedance of the current loop is represented as a parallel 
branch to the current source (Wang, Hu, Yuan and Sun, 2015). In the case of a proportional 
controller, the output admittance branch is derived from (3.15) as  
 1 ( ) 1 1( )
( ) 1
L
I
o P
P
I ss LV s R s
K
Z
K
R
− = = ⋅
+ +
+
  (3.19) 
and in the case of PI control its derived from (3.17) as 
 1
2
( )
1
1( )
( )o
L
I
PI I PI
PI PI
s
K L
I sZ s
V s K Rs s
K K
τ
− = = ⋅
 +
+ + 
 
  (3.20)  
For proportional controller, in the low frequency range where 𝜔𝜔 ≪ 𝑅𝑅+𝐾𝐾𝑃𝑃
𝐿𝐿
, the output admittance 
of the closed loop current regulator is approximated to be resistive with  
 I PR R K= + ,  (3.21) 
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and for PI control, in the low frequency range where 𝜔𝜔 ≪ �𝐾𝐾𝑃𝑃𝑃𝑃
𝐿𝐿
 the output admittance can be 
considered capacitive with  
 PIIX
K
ω
= .  (3.22) 
when 𝐾𝐾𝑃𝑃𝑃𝑃 is sufficiently large the output admittance of the current regulator can be considered 
as infinite. However, in most cases it should be considered as a parallel capacitive impedance 
to the output. The equivalent circuit of the current close loop with proportional controller is 
shown in Figure (3.3a). 
 
  
 
                                                                                                                                         
 
 
 
From figure (3.3b)  
 *
i
o
L Li
vi
R
= − .  (3.23) 
Combining (3.23) with (3.18) yields  
 *1 1 1( ) ( ) ( ) ( )L oo o
I
v t v t i t i t
CR C C
= − + −   (3.24)    
which is a first order model in the form of (3.2) where 𝑣𝑣𝑜𝑜 is the controlled state, 𝑖𝑖𝐿𝐿∗ is the control 
input, 𝑖𝑖𝑜𝑜 is the disturbance and  
 1 1 1, , ( ) ( )n n o
I
B d t i t
R C C
A
C
= = = −−   (3.25) 
In the case where 𝑅𝑅𝑃𝑃 sufficiently large or when the system is controlled by PI and is well within 
the current regulator bandwidth 𝐴𝐴 can be considered as 0 and the current regulator admittance 
can be considered as part of the unknown part of ΔA. 
 
 
(b) (a) 
Fig 3.3 Equivalent circuits of (a) the current closed loop (b) The voltage 
plant 
 
 
 
 
𝑖𝑖𝐿𝐿 
𝑅𝑅𝑃𝑃 𝑖𝑖𝐿𝐿
∗ 
 
𝑖𝑖𝐿𝐿 
𝑖𝑖𝑜𝑜 𝐶𝐶 𝑣𝑣𝑜𝑜(𝑡𝑡) 
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3.4 UDE based voltage controller design 
To adjust the tracking performance a first order reference model is used as  
 *( ) ( ) ( )m bw m bw ox t x t tvω ω= − +   (3.26) 
where 𝜔𝜔𝑏𝑏𝑏𝑏 is the bandwidth of the tracking controller for the inverter and  𝑣𝑣𝑟𝑟 is the reference 
voltage to track. To achieve suitable tracking performance, the tracking bandwidth should be 
higher than the reference signal bandwidth. 
From (3.4) and (3.5) the resulting control law for the system in the s-domain is  
 

* * ( ( ) ) 1( ) (( )
1 ( )
) ( ),
1 ( )
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bw bw U
L o c o
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U U I
C C G s sV s V s C V s
G s C R
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G s
ω ω⋅ + ⋅
− ⋅
=
−
− +   (3.27) 
where 𝐺𝐺𝑈𝑈(𝑠𝑠) is a LPF as in (3.5) and 𝐼𝐼𝐿𝐿∗ is the current reference. Note that 𝐴𝐴𝑛𝑛 depends on the 
design. The output voltage is derived from (3.9), (3.10) and (3.23) as  
 * 1 ( )( ) ( ) ( )
( )
bw U
c o o
bw bw
G ss V s I s
s C s
V ω
ω ω
−
= −
+ +
  (3.28) 
Looking at (3.26) the output of the UDE controlled inverter can be modelled as an EMF source 
connected in series with its output impedance and the output voltage can be rewritten as  
 ( ) ( ) ( ) ( )c o oV s E s I s Z s= −   (3.29) 
where 𝐸𝐸(𝑠𝑠) is the internal EMF source of the inverter. From (3.28) and (3.29) it follows that  
 *( ) ( )bw
b
o
w
V
s
E s sω
ω+
=   (3.30) 
and the closed loop output impedance is  
 1 ( )( )
)(
U
o
bw
G s
C
Z
s
s
ω
−
+
=   (3.31) 
Note that 𝑍𝑍𝑜𝑜(𝑠𝑠) is decoupled from the tracking performance by 𝐺𝐺𝑈𝑈(𝑠𝑠). 𝐺𝐺𝑈𝑈(𝑠𝑠) can be shaped 
according to (Kuperman, Zhong and Stobart, 2010) to meet the desired output impedance. 
3.6 UDE filter design for reducing the output impedance 
For the case of reduction of the inverter output impedance, the UDE filter is chosen to both 
shape the output impedance magnitude and to balance the characteristics between resistive and 
inductive impedance. This is done by choosing the UDE filter as  
 [ 1( ,) , 0 ]U UU U
U
k k
s
G s ω
ω
⋅
∈
+
=   (3.32) 
From (3.31) the output impedance of the inverter becomes  
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 (1 )( )
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  (3.33) 
At low frequencies where 𝜔𝜔 ≪ 𝜔𝜔𝑈𝑈 and 𝜔𝜔 ≪ 𝜔𝜔𝑏𝑏𝑏𝑏  
 1)( Uo
bw U bw
kjZ j
C C
ωω
ω ω ω
−
≈ + .  (3.34) 
Therefore, 𝑋𝑋𝑜𝑜 can be approximated as  
 o
bw UC
X ω
ω ω
=   (3.35) 
and 𝑅𝑅𝑜𝑜 can be approximated as 
 1 Uo
bw
kR
Cω
−
=  . (3.36) 
Equation (3.35) and (3.36) shows that the tuning of 𝜔𝜔𝑏𝑏𝑏𝑏 and 𝑘𝑘𝑈𝑈  defines both the output 
impedance magnitude and characteristics (e.g. inductive or resistive). Note that 𝜔𝜔𝑏𝑏𝑏𝑏 and 
𝜔𝜔𝑈𝑈  are bounded by the stability margins which are determined by the time-delay and 
bandwidth of the closed-loop current controller.    
3.7 UDE filter design for parallel operation 
 
Figure 3.4 shows the equivalent circuit of N inverters connected in parallel. It is clear that if 
the EMF of each unit is identical in phase and amplitude, the current sharing between the 
inverters depends on the internal impedance as described by the equation  
Fig 3.4 Equivalent circuit of N inverters connected in parallel. 
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where 𝑛𝑛𝜔𝜔0 is the relevant harmonic angular frequency and  𝑍𝑍𝑜𝑜𝑜𝑜−1(𝑗𝑗𝑛𝑛𝜔𝜔0) is the inverter 
admittance at the relevant harmonic frequency. To cancel the pole created by the tracking 
controller 𝑘𝑘𝑈𝑈 is chosen as  
 1 bwU
U
k ω
ω
= −   (3.38) 
and the UDE filter becomes  
 ( ) U bwU
Us
G s ω ω
ω
−
+
= .  (3.39) 
Substituting (3.39) to (3.33) yields the output impedance  
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1( )o
U
s
C s
Z
ω
=
+
  (3.40) 
where (3.40) is the final form of the inverter output impedance. Consider N parallel inverters 
where the output capacitor of each inverter is  𝐶𝐶𝑜𝑜, 𝑖𝑖 = 1 …𝑁𝑁 and the filter bandwidth of each 
inverter is 𝜔𝜔𝑈𝑈𝑜𝑜, 𝑖𝑖 = 1 …  𝑁𝑁. The output admittance of each inverter is  
 1( ) ( )oi i Uis C sZ ω
− = +   (3.41) 
which is the inverse of (3.38).  The total system output admittance is 
 1 1 1 1
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and the relative output impedance of each unit is  
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Consider 𝜔𝜔𝑚𝑚𝑚𝑚𝑚𝑚 to be the maximum expected significant harmonic frequency, if the constraint  
 )min( Ui maxω ω>>   (3.44) 
is satisfied, then the current ratio of two parallel units can be evaluated as  
 , 1, , , 1 , .i i Ui
j j Uj
I C i N j
C
N j i
I
ω
ω
≈ = = ≠    (3.45) 
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3.8 Simulation results 
3.8.1 Standalone operation 
In order to demonstrate this method, a voltage source inverter followed by an LC filter is 
simulated. The non-linear load consists of a rectifier followed by a capacitor and a resistive 
load, the capacitor size is 570𝜇𝜇𝜇𝜇 and the output resistor is 100𝛺𝛺. The parameters of the system 
can be found in Table 3.1 In the simulation, the current controller is designed to achieve dead-
beat response in order to keep the bandwidth of the internal loop as high as possible. This is 
done to keep the UDE filter bandwidth well inside the current controller spectrum. The control 
signal is the duty-cycle of the PWM, The duty cycle is updated twice in each switching cycle 
and determining the on-time and the off-time of the transistor in accordance to the asymmetric 
modulation method described in chapter 2. The simulation results are demonstrating promising 
results and the THD under the non-linear load is significantly reduced (2.15%), when compared 
to the feed forward impedance design described in chapter 2 where the feedforward gain 𝑍𝑍𝑣𝑣 is 
chosen as 0 to minimise the output impedance of the inverter. Figure 3.4 shows the steady-state 
voltage and current waveform for UDE controlled inverter compared to the feed-forward 
controller. Figure 3.5 shows the spectral analysis for the output voltage, in which the UDE 
harmonics are well suppressed. 
 
Parameter Value 
𝑅𝑅 0.5Ω 
𝐿𝐿 3𝑚𝑚𝐻𝐻 
𝐾𝐾𝑃𝑃 89 
𝜔𝜔𝑏𝑏𝑏𝑏 2 ⋅ 𝜋𝜋 ⋅ 500𝑅𝑅𝑅𝑅𝑅𝑅
𝑠𝑠
 
𝐶𝐶 27𝜇𝜇𝜇𝜇 
𝜔𝜔𝑈𝑈 2 ⋅ 𝜋𝜋 ⋅ 2000𝑅𝑅𝑅𝑅𝑅𝑅
𝑠𝑠
 
𝑘𝑘𝑈𝑈 0.93 
 
Table 3.1 Inverter and controller parameters stand alone simulation. 
 
 
 
 
55  
 
 
Fig 3.4 Voltage and current of the non-linear load under the UDE and 
under feed-forward control. 
 
 
 
 
Fig 3.5 Simulation results, output voltage spectra 
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3.8.2 Parallel operation 
A Simulink based simulation has been conducted utilizing two UDE controlled inverters and a 
rectifier load all connected in parallel. A diagram of the simulation model is in Figure 3.6,  
the properties of the simulated inverters are summarized in Table 3.2. Note that the inverters 
𝑘𝑘𝑈𝑈 is chosen in accordance with (3.38). The rectifier load is made of ideal diode bridge 
connected to parallel RC load with  𝑅𝑅 = 150Ω,𝐶𝐶 = 1𝑚𝑚𝜇𝜇. The inverters current regulators 
were given a different gains in order to show that the output impedance is independent of the 
current regulator. The simulation results shows the  
Parameter Value 
𝑅𝑅 0.5Ω 
𝐿𝐿 1𝑚𝑚𝐻𝐻 
𝐶𝐶 50μ𝜇𝜇 
𝑉𝑉𝐷𝐷𝐿𝐿 400𝑉𝑉 
𝑓𝑓𝑠𝑠𝑏𝑏 25𝑘𝑘𝐻𝐻𝑘𝑘 
𝐾𝐾𝑃𝑃,𝑜𝑜𝑛𝑛𝑣𝑣𝑖𝑖𝑟𝑟𝑖𝑖𝑖𝑖𝑟𝑟 1 44 
𝐾𝐾𝑃𝑃,𝑜𝑜𝑛𝑛𝑣𝑣𝑖𝑖𝑟𝑟𝑖𝑖𝑖𝑖𝑟𝑟 2 40 
𝜔𝜔𝑏𝑏𝑏𝑏 1000 ⋅ 𝜋𝜋 
𝜔𝜔𝑈𝑈,𝑜𝑜𝑛𝑛𝑣𝑣𝑖𝑖𝑟𝑟𝑖𝑖𝑖𝑖𝑟𝑟 1 2000 ⋅ 𝜋𝜋 
𝜔𝜔𝑈𝑈,𝑜𝑜𝑛𝑛𝑣𝑣𝑖𝑖𝑟𝑟𝑖𝑖𝑖𝑖𝑟𝑟 2 4000 ⋅ 𝜋𝜋 
 
Fig 3.6 Simulation system diagram 
 
 
 
 
Table 3.2 Simulated inverters parameter 
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current distribution between two parallel inverters. To generate the same EMF for both 
inverters a PLL loop has been designed for each if the inverters and the same reference model 
has been used for both inverters. Figure 3.7 shows the inverter output impedance over a relevant 
spectrum.  Figure 3.8 shows the admittance related the total admittance. The output voltage in 
the point of common coupling of both inverters is shown in Figure 3.9 and the time domain 
Fig 3.7 Inverters output impedance bode diagram 
 
 
 
 
Fig 3.8 Relative impedance of inverter output 
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current wave is shown in Figure 3.10 demonstrating a current distribution in accordance with 
the UDE filter bandwidth as in (3.45).  
 
 
 
Fig 3.9 Steady-state output voltage of the inverters. 
 
 
 
 
Fig 3.10 Steady-state output currents of the inverters in the simulated 
systems.  
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3.9 Experimental results 
To validate the proposed theory, a laboratory prototype has been built. The experimental setup 
consists of a modified TI TMDSHV1PHINVKIT kit and the control algorithm is implemented 
over TI F28M35 control core. The laboratory prototype has been powered by a laboratory high 
voltage DC power supply. The DC-Bus voltage has been set to 190V. The controller code has 
been generated using Simulink automatic code generation tools and therefore the computation 
delay of the current controller has a minimum value of 0.33𝑇𝑇𝑃𝑃𝑃𝑃𝑃𝑃. Therefore the controller 
gain is limited and as a result of that, the current controller closed loop bandwidth is limited as 
well. The experimental setup parameters are given in Table 3.3. The load is made of a diode 
rectifier followed by parallel RC load. The output resistor of the load is 100Ω and the parallel 
capacitor is 960𝜇𝜇𝜇𝜇.  As shown from the results the load Crest Factor (CF) is 3.25. The output 
voltage THD for the proposed controller is 3.7% for the first 29 harmonics. The experimental 
results are compared to a virtual impedance controller with inductor current feedback. In the 
experimented feed-forward controller a small virtual impedance is added in order to damp the 
LC filter resonance as in (Dahono, Bahar, Sato and Kataoka, 2001). Figure 3.11 shows the 
UDE controlled output vs the load current, Figure 3.12 shows the output voltage for a feed-
forward controller and Figure  3.13 shows a comparison of the spectral content of the output 
voltage for both control methods.  
 
Parameter Value 
𝑅𝑅 0.5Ω 
𝐿𝐿 3𝑚𝑚𝐻𝐻 
𝐶𝐶 27μ𝜇𝜇 
𝑉𝑉𝐷𝐷𝐿𝐿 190𝑉𝑉 
𝑓𝑓𝑠𝑠𝑏𝑏 15𝑘𝑘𝐻𝐻𝑘𝑘 
𝐾𝐾𝑃𝑃 59 
𝜔𝜔𝑏𝑏𝑏𝑏 1000 ⋅ 𝜋𝜋 
𝜔𝜔𝑈𝑈 3000 ⋅ 𝜋𝜋 
𝑘𝑘𝑈𝑈 0.95 
 
Table 3.3 Experimental setup parameters 
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Fig 3.11 Output voltage and current of UDE controlled inverter  
 
 
 
 
Fig 3.12 Output voltage and current of inverter with virtual impedance 
loop.  
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3.10 Conclusion 
This chapter reveals the features of the use of the UDE controller for inverter control. The 
chapter shows systematic UDE design for power inverter voltage regulation. It is shown that 
the design of the UDE filter is affecting both the out impedance characteristics and size. The 
method is then demonstrated through both parallel operation simulation and the output voltage 
quality comparison of an inverter with direct virtual impedance loop and a UDE controlled 
inverter. Despite the fact that a UDE controlled inverter shows better results than an inverter 
with virtual impedance loop. The results in this chapter are demonstrated for light load only. 
This is resulted from the bandwidth limitation coming from the current loop design and the 
modulation transport delay. In the next chapters the bandwidth limitation is discussed and a 
few filter solutions are proposed. 
 
 
Fig 3.13 Output voltage spectrum of both UDE controller and feedforward 
virtual impedance.  
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1. INTRODUCTION
The UDE control theory was first proposed in (Zhong
and Rees, 2004) to achieve disturbance rejection of a
system with uncertainties and external disturbances. This
theory has been evolved from the time delay control
problem, which has been investigated in (Youcef-Toumi
and Ito, 1987, 1990), to overcome the need of calculating
derivatives of system states and to cancel the need of a
delay in the controller. Successful applications of the UDE
approach include several practical examples, such as servo
control (Ren et al., 2017), wind turbine control, (Ren and
Zhong, 2013), inverter power flow control (Wang et al.,
2016) and DC-DC voltage regulation (Kuperman, 2013).
One of the crucial stages in the implementation of the
UDE controller is the design of the UDE filter (Kuperman
et al., 2010), since the filter design plays a key role in
the disturbance rejection performance. In the literature,
several types of low-pass filters (LPFs) have been proposed
for UDE controllers such as first-order filters (Kuperman
et al., 2010), high-order filters (Shendge and Patre, 2007),
the α-filter (Chandar and Talole, 2014), etc, to further
improve the disturbance rejection. These methods provide
very good results when either the disturbance is constant
or when the disturbance spectrum is clearly inside the
UDE filter bandwidth. However, in many applications,
the actuator bandwidth is limited due to the sampling
frequency or due to the actuator's internal structure, which
imposes a bandwidth limitation for the UDE filter design
(Kuperman, 2015) and therefore the LPF design may
result in a degraded performance. In addition, in the case
where the plant model is not given in the canonic form, a
cascaded multi-loop structure has to be applied in order
to comply with the UDE constraint that is related to
the calculation of a pseudo-inverse matrix, as described in
(Zhong and Rees, 2004). In the case of a multiloop control
architecture when the expected disturbance is in the low
frequency range, the control loops can be decoupled in the
frequency domain by limiting the outer loop bandwidth
to a lower decade (Maffezzoni et al., 1990). However, in
applications that include voltage or current regulation of
an inverter stage (Gouraud et al., 1997; Rioual et al.,
1996), rotational machinery speed, torque or position
regulation (Tomizuka, 2008), the expected disturbance is
periodical and may contain a known harmonic spectrum.
Hence, if the disturbance harmonic content is not clearly
inside the UDE filter bandwidth, it will not be attenuated
completely. Nevertheless, when the UDE filter is designed
as LPF, the transfer function of the disturbance to the
output reaches a peak gain around the geometric average
of the reference model and the UDE filter bandwidths.
In this paper a new approach to the UDE filter design is
proposed. In this approach, the UDE filter is designed as
a Frequency Selective Filter (FSF) where each expected
disturbance harmonic is attenuated by the filter without
violating the bandwidth limitations. It is shown in the
paper that the suitable filter design is achieved by selecting
the desired disturbance rejection function. A design ex-
ample of an inverter output voltage regulation is presented
where the inverter is driven by a limited bandwidth current
regulator. Simulation results of the inverter connected to
nonlinear load are provided to validate the theory and
a comparison between the proposed FSF and the LPF
methods is presented.
The paper is organized as follows: Section 2 provides
an overview of the UDE approach. The proposed design
for the UDE filter is presented in Section 3, where it is
explained how the periodical disturbance is rejected. A
practical example of an inverter application is investigated
in Section 4 and extensive simulation results are provided
to verify the effectiveness of the proposed method. Finally,
in Section 5, some conclusions are drawn.
2. OVERVIEW OF THE UDE-BASED APPROACH
Consider a linear time-invariant single-input-single-output
system of the form
x˙(t) = (A+ ∆A(t))x(t) + (B + ∆B(t))u(t) + d(t), (1)
where ∆A, ∆B represent the system uncertainties and d(t)
is an unmeasurable disturbance. The main task is to track
a reference signal independently from the system uncer-
tainties or the external disturbance. Hence, a reference
model is designed as
x˙m(t) = Amxm(t) +Bmr(t), (2)
where r(t) is the desired reference and Am, Bm are the
state-space matrices of the desired dynamics. Consider the
error vector
e(t) =
 xm1 − x1xm2 − x2....
xmn − xn
 (3)
where n is the system order. Then the main challenge is
to find a control law which guarantees the stable error
dynamics
e˙(t) = Ame(t). (4)
Based on the UDE approach (Kuperman et al., 2010), such
a controller takes the form
u(t) = B+(Amx(t) +Bmr(t)−Ax(t)− ude(t)), (5)
where B+ = (BTB)−1BT is the pseudo inverse of B. The
term ude(t) is calculated from the system uncertainties
and disturbances as
ude(t) = ud(t) ? g(t), (6)
where g(t) is the impulse response of the UDE filter, ′?′
is the convolution operator and ud(t) is the calculated
disturbances and uncertainties. The term ud(t) is obtained
from (1) as
ud(t)=∆A(t)x(t)+∆B(t)u(t)+d(t) =x˙(t)−Ax−Bu. (7)
It is worth noting that the UDE solution includes a pseudo-
inverse term and therefore the constraint
[I−BB+] · [Amx+Bmr(t)−Ax−∆A(t)x−d(t)] = 0 (8)
must be met (Zhong and Rees, 2004). According to the
analysis in (Zhong et al., 2011), the state dynamics of the
UDE-controlled system becomes
X(s) = Hm(s)R(s) +Hd(s)B ·B+Ud(s), (9)
where
Hm(s) = (sI −Am)−1Bm (10)
and
Hd(s) = (sI −Am)−1(1−G(s)). (11)
From (11) there is Hd(s) = Hk(s)Hf (s) with Hk(s) =
(sI −Am)−1 and Hf (s) = (1−G(s)). Combining (5), (7)
and (6), yields the UDE-based control law
u(t) =−B+
(
Ax(t) + L−1
{
sG(s)
1−G(s)
}
? x(t)−
L−1
{
1
1−G(s)
}
? (Amx(t) +Bmr(t))
)
, (12)
where L−1{·} the inverse Laplace operator. Note here that
the reference model should be chosen in accordance to the
desired tracking bandwidth and transient performance.
3. PROPOSED UDE FILTER TO REJECT
PERIODICAL DISTURBANCE
Consider a plant system of the form of (1) operated by
an actuator with a maximum actuator input bandwidth
of ωmax. Given that the UDE approach, described in the
previous section, is applied to this system in order to follow
a reference model, the control signal u has to satisfy the
bandwidth requirement. Therefore
|U(jω)| < 1√
2
, ∈ ω > ωmax. (13)
From (12), the Laplace form of u(t) after rearranging the
terms becomes
U(s) =B+
(
1
1−G
)
Bm︸ ︷︷ ︸
HFF (s)
R(s)−
(
B+A− 1
1−G ·B
+Am +B
+ sG
1−G
)
︸ ︷︷ ︸
HFB(s)
X(s)(14)
where HFF (s) is the feedforward term and HFB(s) is the
feedback. Fig. 1 shows the equivalent control loop where
T (s) is the actuator transfer function, P (s) is the plant
model and D(s) is the disturbance and uncertainty in the
input. Looking at Fig. 1, the corresponding loop gain Lg
is
Lg(s) = HFB(s) · T (s) · P (s). (15)
To ensure closed-loop system stability, the loop-gain has
to meet the minimum stability margins.
Additionally, according to (11), the dynamics of the dis-
turbance are affected both by the choice of the reference
model and by the design of the UDE filter. In (Zhong et al.,
2011) it is proven that ud(t) is attenuated twice, since at
Figure 1. Equivalent loop diagram
the low frequency range it is attenuated by Hf (s) and at
the high frequency range by Hk(s), as shown at Fig. 2.
It is clear from (11) that when G(s) equals to unity the
disturbance is fully rejected. However, the main trade-off
in the filter design is between performance and control
signal bandwidth (Kuperman, 2015). By increasing the
UDE filter bandwidth, the bandwidth of the UDE control
signal u increases which eventually decreases the stability
margins of the system.
Hk
Hf
Hd
Bode Diagram
Frequency  (Hz)Figure 2. Sketch of low pass filter design
Hence, the main task is to design the UDE filter accord-
ingly in order to reject the disturbance under a limited
bandwidth of the control signal and guarantee the desired
stability margins. In this paper, a periodical disturbance
d(t) that appears in the n harmonics of the rated frequency
ω is considered , i.e.
d(t) =
n∑
i=1
di sin(iωt+ θi). (16)
In order to reject this disturbance, the proposed filter
Hf (s) is designed as a chain of Butterworth band stop
filters of the form
Ni(s) =
s2 + ωHi · ωLi
s2 + (ωHi − ωLi)s+ ωHi · ωLi , (17)
where ωH and ωL are the high and low limit of the stop
band, respectively. The filter Hf (s) is then calculated as
the product of (17) as follows
Hf (s) =
n∏
i=1
Ni(s). (18)
In order to guarantee the input bandwidth requirement,
as a rule of thumb, the frequency ωH of the n − th band
stop filter should be less than ωmax. Then, the resulted
UDE filter is obtained from Hf (s) as
G(s) = 1−Hf (s) (19)
The resulted filter Hf (s) is illustrated in Fig. 3 for the
first six harmonics, which are considered to be inside
the bandwidth of the control signal. The resulting Bode
diagram of the Frequency Selective Filter (FSF) G(s) is
shown in Fig. 4. It is observed that the filter reaches a unity
gain and zero phase at the desired frequencies. This results
in Hd(s) → 0 at the disturbance signal harmonics which
leads to a clear rejection of the periodical disturbance.
Hk
Hf
Hd
Bode Diagram
Frequency  (Hz)Figure 3. Sketch of the frequency selective filter design
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Figure 4. Frequency selective filter G(s)
4. DESIGN EXAMPLE
4.1 Power inverter output voltage regulator
Consider an AC inverter leg followed by an LC filter as
shown in Fig. 5, where uo is the inverter voltage that
represents the control input, iL is the inductor current,
vo is the output voltage and io is the load current. The
parasitic resistances of the capacitor and the inductor are
neglected for brevity. The inverter is connected to a load
and the main task is for the inverter output voltage vo to
track the pure sinusoidal reference signal
r(t) = VM sin(ω0t), (20)
at the base frequency ω0 independently from the load
disturbances, i.e. to reject linear and nonlinear periodical
loads. This represents a common scenario in inverter
applications where the load voltage should be equal to r(t)
by rejecting additional harmonic components that occur
from the load dynamics. Using Kirchoffs laws, the inverter
model dynamics are given as
Table 1: Inverter parameters
Parameter Value Units
C 10 µF
ωmax 2pi · 2000 rad/s
ω0 2pi · 50 rad/s
Figure 5. Schematic of a single-phase inverter with an
output filter
L
diL
dt
= uo(t)− vo(t) (21)
C
dvo
dt
= iL(t)− io(t).
To comply with (8) and apply the UDE for the output
voltage regulation, a cascaded control loop design is ad-
opted. Hence, the dynamics (21) can be investigated only
using the second equation
dvo
dt
=
1
C
iL(t)− 1
C
io(t), (22)
where iL(t) is the output of a closed loop inductor current
regulator which serves as the actuator for the voltage
dynamics (22) and C−1io(t) is the load current disturbance
(see Fig. 6). Because of the PWM and digital control delay,
the maximum allowed bandwidth of the current regulator
reference i∗L(t) is limited by a defined ωmax. In many cases
the closed loop current regulator can be approximated as
first order LPF of the form
TI(s) =
ωmax
s+ ωmax
. (23)
Following (22) it yields that
A = 0, B = C−1
and x ≡ vo. Given the reference signal r(t) from (20), the
Figure 6. Equivalent circuit of output voltage dynamics
reference model dynamics are designed according to (2) as
x˙m(t) = −ωRxm(t) + ωRr(t), (24)
where ωR is the bandwidth of the reference model and as
a rule of thumb is chosen to be 10 times larger then the
reference signal frequency. to ensure low tracking error.
Note that (Ren et al., 2017) has recently proposed a design
of the reference model for AC signal, to overcome the gap
between the reference model output to the reference signal.
The UDE control law is obtained from (12) as
I∗L(s) =
C
1−G (ωR(X(s)−R(s))− sGX(s)). (25)
Combining (15), (23), (25) and the Laplace transformation
of (22), the loop gain results in
LV (s) =
ωR + sG(s)
s(1−G(s))TI(s). (26)
4.2 UDE filter design
The UDE filter is designed based on two requirements:
i) meet the minimum stability margins and ii) reject the
disturbances in the output within the relevant spectrum.
In order to ensure stability, the UDE filter is designed for
a minimum Phase Margin (PM) of 45o and a minimum
6dB Gain Margin. Note from (22) that the disturbance is
amplified by C−1 which is the inverse of the output capa-
citor size. In the presented inverter case, given the value
of the capacitor, the disturbance is amplified by 100dB.
To verify the efficiency of the proposed FSF method,
three different cases for the UDE filter are investigated:
a) setting G(s) = 0, b) using a low-pass filter and c) using
the proposed FSF.
Case 1: G(s) = 0
When the UDE filter is chosen to be G(s) = 0, the
corresponding loop gain LV (s) results from (23) and (26)
in
LV (s) =
ωR
s
· ωmax
s+ ωmax
. (27)
In this case the bandwidth of the reference model is
maximized to the allowable stability margins and is set to
ωR = 2pi · 2800 rad/s. The left column of Fig. 7(a) shows
the loop gain with the required stability margin and Fig.
7(b) shows the Bode diagram of the transfer function of
the disturbance to the output voltage.
Case 2: Using a low-pass filter
In this case, the bandwidth of the reference model ωR is set
to be 2pi · 500 rad/s in order to ensure suitable tracking.
In order to demonstrate the trade-off between the filter
design, two low pass filters with a different order (order-
1 and order-2) are tested. The considered low pass filters
are shown in Table 2. The middle column of Fig. 7(a)
shows the loop gain of the cascaded system for the first
and second-order filter. It is clear that by increasing the
filter order, the cut-off frequency reduces and also the
low-frequency disturbance rejection is improved. On the
other hand, the use of a high order filter deteriorates the
medium frequency disturbance rejection, as reflected from
the middle column of Fig. 7(b).
Table 2: Tested Low Pass Filters
Order: G(s) ωf
1
ωf
s+ωf
2pi · 850
2
2√
2
ωf+ω
2
f
s2+ 2√
2
ωf+ω
2
f
2pi · 350
Case 3: Using the proposed FSF
As in the case for the low-pass filter, the bandwidth for
the reference model is chosen to be 2pi · 500 rad/s. The
design of the FSF filter begins by calculating the desired
Hf (s) as in Section 3. In the case of the inverter, in
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Figure 7. Bode Diagrams with G(s) = 0 (left column), 1st and 2nd order low-pass filters (middle column) and the
proposed FSF (right column): (a) Loop-Gain and (b) Disturbance to output.
order to reduce the disturbance around the harmonics, the
filter Hf (s) has been calculated as a stop band around
50Hz and its odd harmonics up to the 11-th. The right
column of Fig. 7(a) shows the disturbance to output bode
where it is clearly shown the signal attenuation around
the selected frequencies and Fig 7(b) reveals the loop gain
Bode diagram of the cascaded system.
4.3 Simulation results
Simulation was carried out using the system presented in
Section 4.1 connected to a nonlinear load, which consists of
a diode rectifier connected to an RC load with RL = 50Ω
and CL = 570µF . The reference voltage signal contains a
single harmonic of 50Hz with amplitude of 155V having
the form of (20). Fig. 8 shows the simulation results
for the various filter designs. The left column of Fig.
8 shows the load current which is propotional to the
system disturbance input (d(t) = C−1io(t)). The middle
column of Fig 8 shows the the error signal between the
reference model output and the output voltage. The right
column of Fig. 8 shows the spectrum of the output voltage
where the harmonics are represented as a percentage of
the fundamental component. It is observed that with the
proposed FSF, all the harmonics of the output voltage
up to the 11-th are completely attenuated opposed to
the traditional low-pass filter design, thus significantly
improving the total harmonic distortion of the output. In
addtion the error signal e(t) is significantly reduced thus
without increasing the UDE filter bandwidth.
5. CONCLUSION
In this paper a new filter design for UDE controllers is
revealed. It is shown that in a case where the actuator
bandwidth is limited and the disturbance is expected to
contain harmonics, it is better to design the UDE filter
to match the unity value around the expected spectral
content. The approach is investigated and compared to
the traditional low pass filter design. Simulation results
are provided to validate the theory.
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Figure 8. Simulation results for UDE control utilizing different filters
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𝐶𝐶 Capacitance  
𝐶𝐶𝐿𝐿 Load capacitance 
𝐶𝐶𝑛𝑛 Nominal capacitance 
𝑒𝑒𝑜𝑜 Error signal 
g UDE filter impulse response 
𝐻𝐻𝐹𝐹𝐹𝐹(𝑠𝑠) Feedback transfer function 
𝐻𝐻𝐹𝐹𝐹𝐹(𝑠𝑠) Feedforward transfer function 
𝐻𝐻𝑛𝑛(𝑠𝑠) Band stop filter transfer function for harmonic n 
𝑖𝑖𝐿𝐿 Inductor current 
𝑖𝑖𝐿𝐿
∗ Inductor current reference 
𝑖𝑖𝐿𝐿0
∗  Tracking controller output 
𝑖𝑖𝑂𝑂
𝑑𝑑 Lumped disturbance current 
𝚤𝚤̂𝑂𝑂
𝑑𝑑  Estimated lumped disturbance current 
𝐾𝐾𝑃𝑃𝑃𝑃 Current compensator proportional gain 
𝐾𝐾𝑃𝑃𝑃𝑃 Voltage controller compensator proportional gain 
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𝐿𝐿𝑃𝑃 Current loop-gain 
𝐿𝐿𝑃𝑃 Voltage loop gain 
𝑅𝑅𝐿𝐿 Load resistance 
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∗ Output voltage reference 
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Abstract—In this paper, a method to directly shape the 
output impedance of an inverter is proposed to reduce the 
total harmonic distortion of the output voltage, based on 
the uncertainty and disturbance estimator (UDE)-based 
robust control framework. It is shown that, because of the 
two-degree-of-freedom feature of the UDE-based control 
strategy, the UDE filter directly affects the inverter output 
impedance. A multi-band-stop filter instead of a commonly 
adopted low-pass filter is then proposed to directly 
minimize the output impedance around the harmonics to 
reduce the effect of nonlinear loads and assure 
robustness to frequency variations. Two trade-offs are 
revealed: one between filter bandwidth and stability and 
the other between robustness and the number of 
harmonics suppressed. The effectiveness of the proposed 
control strategy is fully supported by experimental results. 
  
 
Index Terms—Photovoltaic generators, maximum power 
point tracking, perturbation frequency. 
I. INTRODUCTION 
NVERTERS (also known as DC-to-AC converters) play an 
extremely important role in sustainable energy applications 
such as distributed generation; hybrid, hybrid electric and 
more electric transportation; smart grids etc. In addition, they 
are widely employed in uninterruptible power supplies, home 
appliances (induction heaters, air conditioners, refrigerators) 
and variable frequency drives. In other words, inverters have 
become a key component of many energy-conversion-related 
applications.  
Many research activities are being carried out on important 
control problems associated with inverters [1]. Minimizing the 
total harmonic distortion (THD) of output inverter voltage 
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under nonlinear loads is one of the common challenges for 
these control problem. Deadbeat [2] and hysteresis [3] 
controllers as well as sliding-mode [4], observer [5] and 
Lyapunov function [6], [7] based approaches have been 
utilized to improve the voltage THD in addition to selective 
harmonic elimination [8], repetitive [9], harmonic voltage 
injection [10], model predictive [11] and offset-free robust 
tracking [12] control strategies. Recently, output impedance 
based strategies have become popular due to its influence on 
load sharing between several inverters operating in parallel. It 
was shown that output impedance of an inverter changes 
according to the control strategy adopted [1, 13] and may 
hence be reduced to enhance output voltage quality [14]. Since 
mainstream inverters possess low-frequency inductive output 
impedance, resistive [15] and capacitive [16] impedance was 
achieved by corresponding control methods to simplify the 
task of compensating load harmonics. Nevertheless, in the 
presence of nonlinear loads, only the values of output 
impedance at harmonic frequencies are of particular interest 
while the values at the rest of bandwidth is irrelevant for THD 
minimization. Multiresonant controllers were proposed to 
minimize the relevant output impedance [17]; however, due to 
the fact that fundamental frequency deviations may occur, not 
only the output impedance should be minimized around 
harmonic frequencies but also robustness to frequency 
deviations (note that the base frequency ω0 deviation of ∆ω0 
becomes n∆ω0 around the n-th harmonic) must be assured as 
well.  
In this paper, in order to directly influence the output 
impedance only at the regions of interest, dual-loop control 
structure is adopted [18], [19]. However, unlike typical cases 
[20], both loops are not decoupled due to limited available 
control bandwidth and therefore affect each other. 
Consequently, coupling effect between two loops is dealt with 
by considering the closed loop transfer function of the inner 
loop when designing the outer loop, avoiding loop decoupling 
constraint. It should be emphasized, that dual-loop control 
arrangement typically yield good performance (an interested 
reader is referred to [21] for detailed comparison of dual loop 
inverter control structures). However, PID compensators are 
typically utilized in multiloop control arrangements, enforced 
by e.g. feedforward actions, characterized by the two 
following drawbacks: infinite gain is achieved at DC only, 
calling for increased control bandwidth to reduce steady state 
error at non-zero frequencies and coupling between tracking 
and disturbance rejection due to single degree of freedom. 
UDE-based Controller Equipped with a Multi-
Band-Stop Filter to Improve the Voltage 
Quality of Inverters  
S. Gadelovits, Student Member, IEEE, Qing-Chang Zhong, Fellow, IEEE,  
 V. Kadirkamanathan, and Alon Kuperman, Senior Member, IEEE 
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Utilizing multiresonant controller as the outer loop 
compensator eliminates the increased control bandwidth issue 
but does not solve the latter drawback in addition to 
susceptibility to frequency deviations.  
In this paper, inductor current serves as the inner loop 
variable compensated by a proportional controller while the 
outer voltage loop utilizes an Uncertainty and Disturbance 
Estimator (UDE) based compensator to simultaneously 
eliminate both above mentioned drawbacks. UDE-based 
control strategy is based on the assumption that a continuous 
signal can be approximated as it is appropriately filtered, 
which is true for most engineering systems [22]. It is able to 
quickly estimate and compensate uncertainties and 
disturbances, providing exceptional robust performance. The 
UDE-based control strategy has been further elaborated in 
[23] – [25] and successfully applied to several control 
problems [26] – [31]. The two-degree of freedom nature of 
UDE controllers identified in [23] is utilized in this paper to 
decouple the tracking and disturbance rejection of inverters. It 
is shown that the voltage controller may directly impose 
disturbance rejection through the output impedance by 
appropriate filter design without sensing the output current. In 
addition, it is revealed that while a typical UDE filter is unable 
to cope with the task due to limited control bandwidth, the 
proposed multi-band-stop-filter structure may both reduce the 
value of output impedance around the regions of interest and 
provide robustness to fundamental frequency variations. The 
proposed design yields several trade-offs which are discussed 
in detail. It should be noted that direct manipulation of inverter 
output impedance was recently proposed in [32] utilizing 
measured load current. Here, output impedance construction is 
carried out without any information regarding the load current.  
The rest of the paper is organized as follows. The proposed 
control structure is presented in Section II, together with brief 
discussions on PWM and the current controller. The voltage 
controller design, based on Uncertainty and Disturbance 
Estimator, is proposed in Section III. Experimental validation 
of the proposed method is demonstrated in Section IV and   
conclusions are made in Section VI.  
 
 
 
Fig. 1. A typical single-phase inverter. 
II. THE PROPOSED SYSTEM 
Consider a typical inverter, consisting of a single-phase 
LC-filter-terminated inverter leg, powered by a dc source vDC 
and driving a nonlinear load iO, as shown in Fig. 1. The 
control signal u is converted to a PWM signal to drive the 
inverter leg. The system may be then described by the 
following set of switching-period-averaged equations, with the 
inductor and capacitor ESRs neglected for brevity, 
( ) ( ) ( )
( ) ( ) ( )
( ) ( ) ( )
O d DC
L
O O
O
L O
u t u t T v t
di tL u t v t
dt
dv t
C i t i t
dt
= −
= −
= −
                         (1) 
with Td denoting the overall sampling and switching delay. In 
order to facilitate the presentation in the sequel, Table I 
summarizes the numerical values of system parameters. 
   
TABLE I. 
SYSTEM PARAMETER VALUES  
Parameter Value Units 
Switching frequency, 𝑇𝑇𝑆𝑆−1 15 kHz 
Filter inductance, L 3.4 mH 
Filter capacitance, C 30 µF 
Base frequency, ω0 100π rad/s 
DC link voltage, vDC 195 V 
A. PWM sampling and switching delay 
In order to minimize the overall delay Td, asymmetric 
PWM has been adopted [33], where the duty cycle is updated 
twice in each PWM cycle, as shown in Fig. 2. The first update 
occurs in the beginning of the cycle, determining the ON time. 
The second takes place when the carrier signal reaches the 
maximum point, determining the OFF time. Due to the fact 
that PWM transport time delay depends on the duty cycle 
value, it should be evaluated for the worst-case possible duty-
cycle [34]. In a case where the duty cycle is 100% this gives 
TPWM = TS/2 for the double-update modulation. To maximize 
the bandwidth of inductor current regulator, the current has to 
be sampled as close as possible to the PWM update instant 
[35] but enough to allow the DSP to perform required 
computations. This leads to the total delay of 𝑇𝑇𝑑𝑑 = 𝑇𝑇𝑃𝑃𝑃𝑃𝑃𝑃 +
𝑇𝑇𝐶𝐶 , where 𝑇𝑇𝐶𝐶  is the DSP computational time. In the proposed 
system, the maximum DSP computational time was found 
experimentally and with added margin of 10% resulted in the 
value of TC = 0.175TS, leading to a total transport and 
computation delay of Td = 45𝜇𝜇𝜇𝜇.  
 
 
Fig 2. Switching cycle timing diagram. 
B. Current controller 
The inductor current can be reformulated as 
    ( )1( ) ( ) ( ) ( ) .L d DC O
di t L u t T v t v t
dt
−= − −                (2) 
Modifying the control input as  
u
PWM
DCv+ −
Inverter
Leg Ou
+
−
L
C Ov
+
−
OiLi
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( )1( ) '( ) ( ) ,
( ) ODC
u t u t v t
v t
= +                          (3) 
the current plant may be described by 
( )1
1
( )( ) '( ) ( ) ( )
( )
'( ),
DCL
d O d O
DC d
d
v tdi t L u t T v t T v t
dt v t T
L u t T
−
−
 
= − + − − − 
≈ −
  (4) 
as 𝑇𝑇𝑑𝑑
−1 is much higher than bandwidths of vDC and vO. Since 
the modified plant is nearly disturbance-free, proportional 
controller 
( )*'( ) ( ) ( )PI L Lu t K i t i t= −                          (5) 
with 𝑖𝑖𝐿𝐿∗(𝑡𝑡) denoting inductor current reference signal,                            
is selected. Current loop gain and complementary sensitivity 
function are then obtained as 
1
( ) dT sPII
K LL s e
s
−
−=                                (6) 
and 
 
(a) loop gain 
 
(b) complimentary sensitivity 
Fig. 3. Current loop performance merits for KPI = 59 and Td = 45µs. 
 
1
1
( )( ) ,
1 ( ) d
I PI
I T s
I PI
L s K LT s
L s se K L
−
−
= =
+ +
                  (7) 
respectively. Selecting KPI = 59 leads to current loop 
bandwidth of 2762Hz with 45o phase margin and 6dB gain 
margin, as shown in Fig. 3a. Fig. 3b gives the Bode diagram 
of the complementary sensitivity function, which is of extreme 
importance for voltage controller design, since TI(s) serves as 
voltage loop actuator. 
 
C. Voltage controller 
Note that 𝑖𝑖𝐿𝐿∗ rather than 𝑖𝑖𝐿𝐿 is set by the voltage controller, 
i.e. the current closed loop controller TI(s) must be properly 
taken into account. Output voltage dynamics may be rewritten 
as 
( )
( )( ) ( )
1
1 1 * 1 *
( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ,
O
L O
d
n L L O n L O
dv t
C i t i t
dt
C C i t i t i t C i t i t
−
− − −
= −
= + ∆ + ∆ − = −
  (8a) 
where Cn and ∆C respectively denote nominal and uncertain 
parts of C, 𝑖𝑖𝐿𝐿 =  𝑖𝑖𝐿𝐿∗ + ∆𝑖𝑖𝐿𝐿 with ∆𝑖𝑖𝐿𝐿 representing inductor 
current tracking error and 
( )( )1 * 1( ) ( ) 1 ( ) ( )dO n L n L Oi t C C i t C C i t i t− −= − ∆ − + ∆ ∆ −    (8b)     
expresses the total lumped uncertainty and disturbance 
current.  
Define the desired closed-loop behavior of vO by the output 
of a linear time-invariant stable reference model 
  *( ) ( ) ( )OR R OR R Ov t v t v tω ω= − +                       (9)     
with 𝑣𝑣𝑂𝑂∗  denoting the output voltage reference signal and ωR > 
0. The controller goal is to drive the error between the 
reference model and inverter outputs  
  ( ) ( ) ( )O OR Oe t v t v t= −                             (10a)     
to zero by forcing the following stable error dynamics, 
( ) ( ).O R O
de t
e t
dt
ω= −                              (10b)     
Combining (8) - (10) results in 
( )* *( ) ( ) ( ) ( )dL PV O O Oi t K v t v t i t= − +                 (11)     
with KPV = Cn∙ωR. The control action (11) cannot be applied 
directly since 𝑖𝑖𝑂𝑂𝑑𝑑 is unknown. This problem is dealt with as 
follows. Note that according to (8a), 
* ( )( ) ( )d OO L n
dv t
i t i t C
dt
= −                          (12)     
Obviously, (12) cannot be substituted in (11) as is. A UDE-
based approach replaces 𝑖𝑖𝑂𝑂𝑑𝑑 in (11) with its filtered estimate, 
given by  
* ( )ˆ ( ) ( ) ( ) ( ) ( ),d d OO O L n
dv t
i t i t g t i t C g t
dt
 = ∗ = − ∗ 
 
        (13)     
where g(t) is the impulse response of a frequency-selective 
linear time-invariant filter G(s) and ‘*’ is the convolution 
operator. The control law is then derived as (cf. Fig. 4) 
  ( )
* *
0
* *
( ) ( ) ( )
( )( ) ( ) ( ) ( ).
d
L L O
O
PV O O L n
i t i t i t
dv t
K v t v t i t C g t
dt
= +
 = − + − ∗ 
 

        (14)     
It is interesting to note that the voltage controller structure 
resembles that of a classical disturbance observer (DOB) [36] 
based compensator, consisting of nominal controller (here, 
KPV) and disturbance observer (here, UDE). Therefore, even 
though proportional nominal controller is used in the 
subsequent derivations to shape the tracking response, a more 
advanced compensator (e.g. PID, PR etc) may in general 
replace KPV. 
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Fig. 4. The proposed control structure. 
 
Taking Laplace transform of (14) and rearranging, there is 
  * *
( ) ( )
( )( ) ( ( ) ( )).
1 ( ) 1 ( )
FF FB
R R
L n O O
H s H s
sG sI s C V s V s
G s G s
ω ω +
= −
− − 
         (15)     
 
 
Fig. 5. Equivalent voltage loop diagram. 
 
The overall voltage loop structure is shown in Fig. 5 with TI(s) 
playing the actuator role. Corresponding loop gain is then 
( )
( )( ) ( ),
1 ( )
R
V I
sG sL s T s
s G s
ω +
=
−
                     (16)     
indicating infinite gain at DC and frequencies associated with 
the roots of 1–G(s). Substituting (15) into (8) and rearranging 
results in the following closed-loop dynamics, 
1
( ) ( )
( ) ( )( ) ( ) ( ).
( ) ( ) ( ) ( )
V O
dnFF I
O OR O
FB I FB I
T s Z s
CH s T sV s V s I s
s H s T s s H s T s
−
= −
+ + 
 (17)     
 
Fig. 6. Equivalent model of the single-phase inverter. 
 
The inverter under the proposed closed loop control can then 
be modeled as a series connection of voltage source 
TV(s)VO*(s) and an output impedance ZO(s), as shown in Fig. 6, 
taking the voltage VO(s) as the output voltage and the current 
𝐼𝐼𝑂𝑂
𝑑𝑑(s) as the output current. Obviously, it is expected that 
TV(s)→1 in order to achieve good tracking performance and 
 
 
 
 
 
 
 
 
 
ZO(s)→0 in order to achieve good disturbance rejection at 
relevant frequencies. For the case of tracking problem, assume 
the total uncertainty and disturbance current and output 
voltage reference are given by 
0
1
( ) sin( )dO n n
n
i t I n tω φ
∞
=
= +∑                    (18)     
and 
* *
0( ) sin ,O Mv t V tω=                         (19)     
respectively. Then, there is 
*
0 0 0 0
1
1
( )
sin ( ) sin( arg ( ))
( ) ( ),
O
M n O n O
n
O OH
v t
V t I Z n n t Z n
v t v t
ω ω ω φ ω
∞
=
= − + +
= +
∑  (20)     
 where 
( )
( )
*
1 0 1 0 0 1 0
1 0
( ) sin ( ) sin( arg ( ))
sin
O M O Ov t V t I Z t Z
V t
ω ω ω φ ω
ω θ
= − + +
= +
(21)     
with 
( ) ( ) ( )2 2* *1 1 0 1 0 1 0( ) 2 ( ) cos arg ( )M O M O OV V I Z V I Z Zω ω φ ω= + − +
( )
( )
0 0 1 01
*
1 0 1 0
( ) sin arg ( )
;
( ) cos arg ( )
O O
O O M
Z Z
tg
I Z Z V
ω ω φ ω
θ
ω φ ω
− +=
+ −
 
and 
0 0 0
2
( ) ( ) sin( arg ( )).OH n O n O
n
v t I Z jn n t Z jnω ω φ ω
∞
=
= − + +∑    
(22)     
It should be emphasized that vO1 and vOH are orthogonal and 
hence decoupled. As is well known, the quality of the output 
voltage is typically quantified by the total harmonic distortion 
(THD) defined as 
  
( )20
2
1
( )
.
n O
n
V
I Z jn
THD
V
ω
∞
==
∑
                   (23)     
Obviously, it is mainly influenced by the magnitude of output 
impedance at harmonic frequencies (typically odd multiples of 
base frequency in single phase systems and 6n±1 in three-
phase applications). Hence, it is desirable to reduce the latter 
as much as possible in order to minimize THDV. Nevertheless, 
observing (21) reveals that even if THDV is minimized, vO and 
𝑣𝑣𝑂𝑂
∗  may still differ due to the voltage drop on the output 
 
 
( )OZ s
*( ) ( )V OT s V s~
( )dOI s
( )OV s
+
−
PVK PIK
−
*
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−*
Ov
d
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Li
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Fig
DCv
u'u+ +
*
0Li
Oi UDE
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( )FFH s +
−
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impedance at base frequency |ZO(ω0)|. Consequently, it is 
desirable to reduce |ZO(nω0)| for n = 1…N with N denoting the 
order of the highest load harmonic possessing significant 
energy. 
III. DESIGN OF UDE-BASED VOLTAGE CONTROLLER 
In case TI(s) = 1, (17) reduces to 
  ( )
1
( ) ( )
( ) ( ) 1 ( ) ( ).
V O
dnR
O OR O
R R
T s Z s
C
V s V s G s I s
s s
ω
ω ω
−
= − −
+ + 
        (24)     
Hence, voltage loop complementary sensitivity function TV(s) 
follows that of reference model (9) while tracking is 
decoupled from disturbance rejection by G(s), as expected 
from [23]. In addition, output impedance ZO(s) is formed by 
series connection of two frequency-selective filters: ZO1(s) = 
Cn-1(s+ωR)-1 and ZO2(s) = 1–G(s). This means the output 
impedance can be designed by selecting a suitable UDE-filter 
G(s). Apparently, in case Cn-1 > ωR, the magnitude of ZO1(s) is 
greater than 0dB for frequencies below 𝜔𝜔 = �𝐶𝐶𝑛𝑛−2 − 𝜔𝜔𝑅𝑅2. 
Therefore, in order to reduce the output impedance, ωR should 
be increased as much as possible (this would also improve 
tracking). Alternatively, output impedance may be reduced by 
imposing ZO2(s) as close to zero as possible at relevant 
frequencies. Unfortunately, since TI(s) serves as the voltage 
loop actuator, available control bandwidth for given stability 
margins is limited. Therefore, tracking – disturbance rejection 
trade-off is expected to appear. The design is then carried out 
as follows. First, minimum tracking bandwidth ωR,MIN is set. 
Then, G(s) is selected to minimize the magnitude of ZO(s) 
while respecting minimum allowed stability margins. In the 
subsequent analysis, ωR,MIN = 10∙ω0 is designated to assure 
decent tracking and minimum stability margins are set to 45o 
and 6dB, respectively.  
A. Maximizing tracking bandwidth 
As mentioned above, two-degrees-of-freedom control 
structures possess tracking/disturbance rejection trade-off. In 
case disturbance rejection is compromised, tracking may be 
enhanced. It is therefore possible to maximize the tracking 
bandwidth by setting G(s) = 0. The loop gain is then given by 
1
1( ) d
R PI
V T s
PI
K LL s
s se K L
ω −
−
=
+
                        (25)     
and hence ωR = ωR,MAX  = 2π∙1196 rad/s may be achieved, 
bringing the system to the 6dB gain margin limit, as shown in 
Fig. 7a. Unfortunately, the resulting output impedance 
magnitude would be higher than 0dB for frequencies below 
2π∙5170 rad/s (cf. Fig. 7b), i.e. all the significant base 
frequency multiples harmonics of the load current will be 
amplified.    
B. Typical UDE filters based design 
Most of the applications employing UDE-based controllers 
utilize first order low pass Butterworth filters. Nevertheless, as 
stated in [23], [37] increasing filter order/decreasing relative 
degree/increasing cutoff frequency improve disturbance 
rejection. Unfortunately, it is further shown than under 
bandwidth constraints, trade-off exists between the three. The 
consequences of utilizing different low pass Butterworth 
filters as UDE filters were investigated by applying the filters 
summarized in Table II (only strictly proper filters were 
considered in order to assure implementability of sG(s) in 
(15)).  
 
TABLE II. 
LOW PASS BUTTERWORTH FILTERS 
order ωR/2π ωF/2π G(s) 
0 1196 0 0 
1 500 664 𝜔𝜔𝐹𝐹
𝜇𝜇 + 𝜔𝜔𝐹𝐹 
20 500 530 𝜔𝜔𝐹𝐹2
𝜇𝜇2 + 1.41𝜔𝜔𝐹𝐹 ∙ 𝜇𝜇 + 𝜔𝜔𝐹𝐹2 
21 500 393 1.41𝜔𝜔𝐹𝐹𝜇𝜇 + 𝜔𝜔𝐹𝐹2
𝜇𝜇2 + 1.41𝜔𝜔𝐹𝐹𝜇𝜇 + 𝜔𝜔𝐹𝐹2 
32 500 279 2𝜔𝜔𝐹𝐹𝜇𝜇2 + 2𝜔𝜔𝐹𝐹2𝜇𝜇 + 𝜔𝜔𝐹𝐹3
𝜇𝜇3 + 2𝜔𝜔𝐹𝐹𝜇𝜇2 + 2𝜔𝜔𝐹𝐹2𝜇𝜇 + 𝜔𝜔𝐹𝐹3 
43 500 215 2.61𝜔𝜔𝐹𝐹𝜇𝜇3 + 3.41𝜔𝜔𝐹𝐹2𝜇𝜇2 + 2.61𝜔𝜔𝐹𝐹3𝜇𝜇 + 𝜔𝜔𝐹𝐹4
𝜇𝜇4 + 2.61𝜔𝜔𝐹𝐹𝜇𝜇3 + 3.41𝜔𝜔𝐹𝐹2𝜇𝜇2 + 2.61𝜔𝜔𝐹𝐹3𝜇𝜇 + 𝜔𝜔𝐹𝐹4 
 
 
 
(a) loop gain 
 
(b) output impedance 
Fig. 7. Voltage loop performance merits utilizing filters of Table II. 
 
The tracking bandwidth was set to ωR,MIN and then filter cutoff 
frequency satisfying the above-set minimum stability margins 
was determined. Figs. 7a and 7b demonstrate corresponding 
loop gains (LG) and output impedances, respectively. Two 
important conclusions may be then drawn: 
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- Even though the cutoff frequency of the filter G20(s) is higher 
than that of G21(s), disturbance rejection capabilities of the 
latter are better, i.e. decreasing relative degree increases 
disturbance rejection. Hence, only filters with relative degree 
of one were considered further. 
- Increasing filter order forces reducing the cut-off frequency 
yet improves low-frequency disturbance rejection (see the 
value of output impedance magnitude at base frequency). 
Unfortunately, medium-frequency disturbance rejection is 
deteriorated (the values of output impedance magnitude at 
[100Hz, 2000Hz] frequency range are higher than 0dB). 
Consequently, increasing filter order does not necessarily 
reduce THD, which eventually depends on the harmonic 
content of load current. 
To conclude, utilizing low pass UDE filters under given 
bandwidth restrictions is insufficient to reduce the output 
impedance below 0dB at frequency range where load current 
is expected to possess significant energy. 
C. Shaping of the output impedance 
Note that ZO2(s) rather than G(s) directly affects the output 
impedance. Therefore, it is suggested to select ZO2(s) and then 
derive the UDE filter as G(s) = 1 – ZO2(s). Since output 
impedance minimization is required only at base frequency 
multiples, it is proposed to construct ZO2(s) as a bank of series 
connected band-stop filters, 
2
1
( ) ( ),
N
O n
n
Z s H s
=
= ∏                         (26)     
where n-th harmonic filter stop band is is given by [n∙ω0∙k, 
n∙ω0/k] with k < 1, of which the ideal shape is  shown in Fig. 
8.   Obviously, in order to increase filter robustness to 
fundamental frequency variations, the bandwidth of each filter 
should be maximized, i.e. k should be chosen as small as 
possible. Unfortunately, it is impossible to freely increase the 
overall stop band of ZO2(s) without violating the minimum 
stability margins due to limited available control bandwidth. 
Consequently, maximum attainable stop band is shared by n 
filters, i.e. trade-off exists between the number of series 
connected filters (N) and the bandwidth of each filter (k).   
 
 
Fig. 8. Ideally desired magnitude of ZO2(s). 
 
In this work, elliptic band-stop filters were employed due 
to their ability to attain a given transition width with the 
smallest order [38]. ZO2(s) was constructed by series 
connection of 6 second-order filters (n = 1,3,5,7,9,11) with 
pass-band and stop-band ripples of 0.35dB and 60dB, 
respectively. In order to comply with minimum stability 
margins, the smallest attainable value of k was found to be 
0.89. The magnitude response of designed ZO2(s) is shown in 
Fig. 9a together with that of ZO1(s) = Cn-1(s+ωR,MIN)-1 and the 
resulting output impedance is depicted in Fig. 9b. It is 
interesting to note that ZO(s) is resistive at harmonic 
frequencies. Since the magnitude ZO1 remains around 20dB 
throughout the region of interest, the worst-case magnitude of 
the impedance around harmonic frequencies is -40dB, as 
shown in Fig. 10. 
 
 
(a) ZO1(s) and ZO2(s). 
 
 
(b) ZO(s) = ZO1(s)∙ZO2(s). 
Fig. 9. Output impedance and its components.  
 
Note that compared to the G(s) = 0 case, the magnitude of 
output impedance is above 0dB for all but six relevant 
frequencies below 2π∙5170 rad/s. Nevertheless, values of 
output impedance magnitude at frequencies other than in the 
vicinity of harmonic frequencies are not important. Hence, any 
harmonic load is expected to be well rejected by the inverter. 
Moreover, it is apparent that the magnitude of the impedance 
remains below -10dB in case the base frequency deviates ±1Hz around its nominal value, demonstrating the robustness. 
Bode plot of the corresponding UDE filter G(s) = 1 – ZO2(s) is 
shown in Fig. 11. It is important to emphasize that the latter 
possesses unity magnitude and zero phase at the first six base 
frequency multiples, as desired. Fig. 12 demonstrates the 
resulting loop gain. It is interesting to note that the gain 
margin of ~6dB is the limiting factor and not the phase margin 
(~65o). 
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Fig. 10. Output impedance zoomed around harmonic frequencies.  
 
 
Fig. 11. Bode plot of the designed UDE filter G(s) = 1 – ZO2(s). 
IV. EXPERIMENTAL VERIFICATION 
In order to validate the proposed control system, modified 
Texas Instruments High Voltage Single Phase Inverter 
Development Kit (TIDK) was utilized. The inverter was 
initially loaded by a 33Ω resistor to establish a baseline; then, 
the resistor was replaced by a diode rectifier (DR) with heavy 
RC load, as shown in Fig. 13a. Corresponding nonlinear load 
parameter values summarized in Table III. Inverter parameters 
of the experimental setup match the values given in Table I. 
The control system was implemented digitally using Concerto 
F28M35 control card. The setup is pictured in Fig. 13b. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 13. Experimental hardware with nonlinear load connected. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 12. The resulting voltage loop gain. 
 
TABLE III. 
NONLINEAR LOAD PARAMETER VALUES  
Parameter Value Units 
Load resistance, RL 50 Ω 
Load capacitance, CL 940 µF 
 
In the first experiment, current loop performance was 
examined by verifying the step response under short-circuit 
conditions. The result is shown in Fig. 14. According to the 
target current loop bandwidth of 2762Hz, 288µs is the 
expected five-time-constants transient duration, which is well 
verified. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                                      (a) Schematics.                                                                                                     (b) Pictured. 
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Fig. 14. Experimental results: Current-loop step response. 
 
In the second experiment, nominal base frequency system 
operation was validated under both linear and nonlinear loads. 
Output voltage reference signal was set to (19) with 𝑉𝑉𝑃𝑃∗ =
110√2V. Steady state, operation, no-load to full-load and full-
load to no-load transitions are depicted in Figs. 15 and 16 for 
linear and nonlinear loads, respectively. 
 
. 
(a) steady state. 
 
 
(b) no-load to full-load transition. 
 
 
(c) full-load to no-load transition. 
Fig. 15. Experimental results: Operation under linear load, nominal base 
frequency. 
 
It may be concluded that the system operates well under 
both types of load in steady state. Fig. 17 demonstrates 
respective experimental frequency domain distributions and 
total harmonic distortions of the output voltage. The linear 
load case THDV = 0.87% may actually serve as a baseline, 
defining the noise floor. Observing the results of operation 
under nonlinear load, while taking the baseline into account, it 
may be concluded that voltage harmonics up to 11th are nearly 
absent, as planned. Corresponding experimental THDV was 
obtained as 2.05%, validating excellent control algorithm 
performance. 
 
 
(a) steady state. 
 
 
(b) no-load to full-load transition. 
 
 
(c) full-load to no-load transition. 
Fig. 16. Experimental results: Operation under nonlinear load, nominal base 
frequency. 
 
On the other hand, it takes around one cycle for the system 
to settle in both cases. This transient performance is 
satisfactory but might not be optimal due to the relatively 
large convergence time of the multi-band-stop-filter utilized. 
This is the price to pay for the excellent steady state 
performance. 
For the sake of comparison, the system was also tested 
under nonlinear loading employing typical UDE controller 
with first and third order low pass Butterworth filters (cf. 
Table II). Corresponding frequency domain distributions 
(time-domain results are omitted for brevity) and  THDV 
values are depicted in Fig. 18 and compared to steady state 
operation with the multi-band-stop filter. Apparently, UDE 
controller equipped with the proposed filter outperforms the 
classical one for both low pass filter types. 
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(a) linear load. 
 
(b) nonlinear load. 
Fig. 17. Experimental results: Spectra of output voltage and current. 
 
 
Fig. 18. Output voltage spectra comparison for different filter types. 
 
  In the last experiment, steady-state operation of 
nonlinearly loaded system was inspected under fundamental 
frequency deviation up to ±1Hz to verify the robustness. 
Experimental results are shown in Fig. 19 with corresponding 
values of THDV summarized in Fig. 20 along with their 
corresponding simulated values. Apparently, THDV remains 
low despite base frequency variations and is in good 
agreement with simulations.  
 
 
 
(a) ω0 = 2π∙49rad/s. 
 
(b) ω0 = 2π∙49.5rad/s. 
 
(c) ω0 = 2π∙50.5rad/s. 
 
(d) ω0 = 2π∙51rad/s. 
Fig. 19. Experimental results. Steady state operation under ±1Hz base 
frequency deviation. 
 
 
Fig. 20. Simulated and experimental THDV under base frequency deviation. 
VTHD = 0.87%
VTHD = 2.08%
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V. CONCLUSIONS 
It has been shown in the paper that it is possible to directly 
construct inverter output impedance utilizing uncertainty and 
disturbance estimator algorithm, owing to its two-degree-of-
freedom structure. Once desired tracking performance is 
established, it is possible to shape the output impedance by 
selecting a proper filter. In case output impedance 
minimization is desired to reduce the total harmonic distortion 
of the output voltage, multi-band-stop filter structure may be 
utilized. Moreover, robustness to base frequency variation was 
assured by increasing the bandwidth of each filter. 
Nevertheless, if other output impedance manipulation is 
looked-for, respective filter may be in general designed. It was 
shown that several trade-offs exist due to limited control 
bandwidth and should be properly managed to achieve the best 
results. Theoretical findings were well-validated by 
experimental results. 
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Nomenclature 
 
𝑎𝑎, 𝑏𝑏 System model equation coefficients 
𝑎𝑎𝑛𝑛, 𝑏𝑏𝑛𝑛 System nominal model equation coefficients 
𝐶𝐶 Output filter capacitance 
𝐶𝐶𝐼𝐼(𝑠𝑠) Current loop compensator transfer function 
𝐶𝐶𝑛𝑛 Nominal output capacitance 
𝐶𝐶𝑡𝑡(𝑠𝑠) Tracking controller compensator transfer function 
𝑑𝑑 Total uncertainty and disturbance 
𝑓𝑓 Disturbance input 
𝑔𝑔𝑓𝑓 Impulse response of UDE filter 
𝐻𝐻𝑓𝑓(𝑠𝑠) Disturbance rejection transfer function 
𝐻𝐻𝐹𝐹𝐹𝐹(𝑠𝑠) Voltage controller feedback transfer function 
𝐻𝐻𝐹𝐹𝐹𝐹(𝑠𝑠) Voltage controller feedforward transfer function 
𝑖𝑖𝐿𝐿 Inductor current 
𝑖𝑖𝑜𝑜 Output current 
𝐾𝐾𝑃𝑃𝐼𝐼 PI controller gain 
ℒ−1{⋅} Inverse Laplace operator 
𝐿𝐿 Output filter inductance 
𝐿𝐿𝑓𝑓(s) Disturbance rejection controller loop-gain 
𝐿𝐿𝐺𝐺𝐼𝐼(𝑠𝑠) Current loop gain 
𝐿𝐿𝑡𝑡(𝑠𝑠) Tracking loop gain 
𝐿𝐿𝑡𝑡𝑜𝑜𝑡𝑡(𝑠𝑠) Overall loop gain 
𝑇𝑇0 Base frequency period time 
𝑇𝑇𝑑𝑑 Time delay 
𝑇𝑇𝐼𝐼(𝑠𝑠) Current loop tracking transfer function 
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𝑇𝑇𝑦𝑦 Closed loop tracking transfer function 
𝑢𝑢 System input 
𝑢𝑢′ Current loop output 
𝑢𝑢𝑑𝑑 Disturbance rejection controller output 
𝑢𝑢𝑡𝑡 Tracking controller output 
𝑣𝑣𝐷𝐷𝐷𝐷 DC bus voltage 
𝑣𝑣𝑜𝑜 Output voltage 
𝑊𝑊(𝑠𝑠) Low pass filter 
𝑦𝑦 System output 
𝑦𝑦∗ System output reference 
𝑍𝑍𝑜𝑜 Inverter output impedance 
Δ𝑇𝑇 Filter time delay at base frequency  
𝜏𝜏𝐼𝐼 PI controller time-constant 
ϕ Phase  
𝜔𝜔0 Base frequency 
𝜔𝜔𝐹𝐹 UDE filter bandwidth 
𝜔𝜔𝑡𝑡 Magnitude convergence rate 
 
For signals represented both time-domain and s-domain, z-domain, or frequency domain, 
lower case represents time domain signals and uppercase s, z or frequency domain signals.  
List of amendments to the original published version 
1. All the missing underbraces has been corrected 
2. The inverse Laplace transform notation has been changed from 𝐿𝐿−1{⋅} to ℒ−1{⋅} 
3. In page 5, τ has been changed to τI 
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  Abstract—In this paper, a two-degrees-of-freedom 
control structure is proposed to minimize both total 
harmonic distortion and tracking error of inverter output 
voltage, based on resonant tracking controller and 
modified uncertainty and disturbance estimator (UDE). 
Owing to the two-degree-of-freedom feature of the 
proposed control strategy, tracking and disturbance 
rejection tasks are decoupled and treated almost 
independently. A time-delay action is introduced into a 
commonly adopted low-pass UDE filter to minimize the 
output impedance magnitude around the odd harmonics, 
typical to nonlinear loads. Once the disturbance is 
properly rejected, a tracking resonant controller is 
designed to force the output of the nominal system to 
follow a sinusoidal reference with near-zero amplitude 
and phase error. The performance of the proposed control 
structure is fully verified by experimental results. 
 
Index Terms—Uncertainty and disturbance estimator, 
inverter, resonant control, voltage quality, two degrees of 
freedom control. 
I. INTRODUCTION 
C-AC converters (or inverters) have recently become a 
crucial element in power conversion associated 
applications [1]. Consequently, a vast amount of 
research is being conducted in the field of inverters control. 
Among others, reducing the total harmonic distortion (THD) 
and minimizing the output voltage tracking error of inverter 
feeding a nonlinear load are common control tasks. A variety 
of control strategies have been proposed in the literature to 
cope with the THD improvement problem [2] – [12]. It was 
recently understood, that THD minimization task is directly 
related to inverter output impedance [1]. In [13], the output 
impedance of an inverter was shown to be influenced by the 
control strategy adopted. Therefore, reducing the output 
impedance magnitude may enhance output voltage quality 
[1], [14] – [16]. It should be emphasized that when driving 
nonlinear loads, only the values of inverter output impedance 
magnitude at harmonic frequencies are of interest for THD 
reduction. Moreover, in single-phase inverters, odd 
harmonics only should be treated. In [17] – [23], multi-
resonant controllers were proposed to reduce the output 
voltage THD by minimizing output impedance magnitude at 
multiples of the base operating frequency. However, classical 
multi-resonant control structures are of the single-degrees-of-
freedom type and hence do not allow decoupling of tracking 
and disturbance rejection.  
Disturbance observer (DOB) based controllers [24] – [26] 
are probably the most widely used two-degrees-of-freedom 
structure, allowing the aforementioned decoupling to be 
attained. There, the DOB nominalizes the system [27] by 
estimating and compensating the total uncertainty and 
disturbance while a tracking controller is only concerned with 
forcing the nominal system to follow the reference precisely. 
In [28], a subset of DOB named Uncertainty and Disturbance 
Estimator (UDE) was utilized to solve the problem of inverter 
output voltage quality. UDE was initially proposed in [30], 
elaborated in [31] – [38] and applied to a variety of control 
tasks [39] – [48]. Its functionality is based on the assumption 
that appropriate filtering can approximate any continuous 
uncertainty and disturbance and then compensate it by 
opposite phase injection. It was shown in [28] that the two-
degrees-of-freedom controller may directly impose 
disturbance rejection through the output impedance by 
appropriate filter design without sensing the output current. In 
addition, the proposed multi-band-stop-filter structure was 
capable of both reducing the value of output impedance 
magnitude around the regions of interest and provided 
robustness to fundamental frequency variations. The main 
drawbacks of the method proposed in [28] is the effort 
required to obtain the required filter type and order, in 
addition to cumbersome structure, whose complexity 
increases according to the amount of harmonics to be treated 
(similar to multi-resonant controllers).    
In this paper, a UDE-based controller equipped with a 
different filter is proposed to tackle the disturbance rejection 
task. The proposed filter resembles a classical UDE filter with 
a slight modification based on introducing a time delay into 
the estimator structure [49]. This results in a repetitive-like 
action [50], translated into enhanced disturbance rejection 
capabilities at base frequency multiples, as desired. The 
proposed filter is easy to implement and the resulting structure 
is of low complexity. In order to cope with the tracking task, 
a resonant controller (rather than proportional one in [28]) is 
utilized, allowing the transient response to be shaped 
according to prescribed behavior [51]. A combination of 
resonant and repetitive control was used in [52] – [54] using 
different control structures, yielding excellent performance 
and providing additional motivation to this work. 
Performance comparison between the system in [28] and the 
one proposed here reveals the superiority of the latter in terms 
of both output voltage THD and settling time under the same 
operating conditions. On the other hand, the robustness to 
base frequency variations of the former is superior to that of 
the algorithm proposed here.  
UDE-Based Controller Equipped with a Time-
Delayed Filter to Improve the Voltage Quality 
of Inverters  
S. Gadelovits, Student Member, IEEE, Q.-C. Zhong, Fellow, IEEE,  
V. Kadirkamanathan, and A. Kuperman, Senior Member, IEEE 
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The rest of the paper is organized as follows. The 
proposed control algorithm is presented in general form in 
Section II, while its application to enhancing voltage quality 
of inverters is described in Section III. Experimental 
validation of the proposed method is given in Section IV and   
conclusions are drawn in Section V.  
II. THE PROPOSED ALGORITHM 
Consider a stable uncertain linear SISO system with 
disturbance,  
( )
( )
( ) ( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ,n n
y t ay t b u t f t
a a y t b b u t f t
= − + +
= − + ∆ + + ∆ +

      (1)                                   
where y(t) is the system output, an and ∆a are nominal (or 
known) and unknown parts of a > 0, respectively, u(t) is the 
control input, bn and ∆b are nominal (or known) and unknown 
parts of b, respectively, and f(t) is the external disturbance. 
The system output y(t) is desired to track a reference signal 
given by 
*
0( ) siny t A tω=                                     (2)     
while rejecting the disturbance described by 
0
1
( ) sin( ).n n
n
f t F n tω φ
∞
=
= +∑                          (3)     
Rearranging (1), there is 
  ( )( ) ( ) ( ) ( )n ny t a y t b u t d t= − + +                     (4) 
with 
( )1( ) ( ) ( ) ( )nd t b ay t bu t bf t−= −∆ + ∆ +                (5) 
denoting the total uncertainty and disturbance (TUD). Note 
that according to (2), (3) and (5), TUD may be expressed as 
0
1
( ) sin( ).n n
n
d t D n tω θ
∞
=
= +∑                        (6)     
In order to accomplish both above mentioned goals, it is 
proposed to utilize a two-degree-of-freedom structure by 
splitting the control signal as 
( ) ( ) ( ),t du t u t u t= +                               (7)     
where ut(t) and ud(t) denote the outputs of tracking controller 
and disturbance observer, respectively. It is shown next that 
both controllers may be designed independently as long as the 
total available control bandwidth is not violated. 
A. Disturbance observer 
Substituting (7) into (4), there is 
  ( )( ) ( ) ( ) ( ) ( )n n t dy t a y t b u t u t d t= − + + +                       (8) 
If ud(t) ≈ −d(t), then the TUD would be cancelled and the 
system would become nominalized. However, d(t) contains 
uncertain and non-measurable terms, hence it should be 
properly estimated. Note that TUD may be derived from (8) 
as 
( )1( ) ( ) ( ) ( ) ( ).n n t dd t b y t a y t u t u t−= + − −                (9) 
Unfortunately, (9) cannot be utilized because of causality 
issues. UDE-based control estimates the TUD by passing it 
through a linear filter Gf(s), possessing near-unity gain and 
near-zero phase over the frequency range where the energy of 
d(t) is non-zero, i.e. 
( ) ( ) ( ),d fu t d t g t= ∗                               (10) 
where '*' is the convolution operator and gf(t) is the impulse 
response of Gf(s). Combining (8) – (10) and rearranging gives 
( )
( ){ }
11
1 1
( )
( ) ( ) ( ) ( )
( )
( ) ( ) ( ) ( )
f
d n t
f
f n t
G s
u t P s Y s U s
H s
L s P s Y s U s−
−
−
−
  = − + 
  
= − +


               (11) 
with L-1{∙} symbolizing the inverse Laplace transform 
operator, Y(s) and Ut(s) denoting Laplace transforms of y(t) 
and ut(t), respectively, Lf(s) = Gf(s)/Hf(s) signifying 
disturbance rejection loop gain and 
( ) 1 ( ), ( ) .nf f n
n
b
H s G s P s
s a
= − =
+
                    (12) 
Further substituting (11) into (8) results in 
  { }( )1( ) ( ) ( ) ( ) ( ) ,n n t fy t a y t b u t D s H s−= − + + ⋅        (13) 
with D(s) denoting the Laplace transform of d(t). According 
to (13), in the case of Gf(s) = 1 (or Hf(s) = 0) at multiples of 
the base frequency ω0, the TUD will be rejected completely 
(cf. (3)).  
In order to design suitable Gf(s), note first that the 
following holds in steady state, 
0( ) ( )d t d t T= −                                  (14)     
with T0 = 2π/ω0, i.e.   
0( ) ( )du t d t T= −                               (15a)     
Or  
0
( )
( ) ( )
f
T s
d
G s
U s D s e−= ⋅                           (15b)     
may be utilized as an estimate of TUD, i.e. 
0( ) 1 ,T sfH s e
−= −                              (16)   
which is a time-delayed filter extensively investigated in [55-
57].   
 
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 1. Bode diagram of |Hf(s)| in (16) for T0 = 20 ms. 
 
Bode diagram of (16) is shown in Fig. 1 for T0 = 20 ms. It is 
evident that Hf(s) possesses zero magnitude at 50 Hz 
multiples, as desired. Unfortunately, the filter is characterized 
by infinite bandwidth as well and therefore cannot be realized 
as is. It is possible to restrict the filter bandwidth by 
modifying (15) as 
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0( ) ( ) ( )du t d t T w t= − ∗                            (17a)     
or 
0
( )
( ) ( ) ( )
f
T s
d
G s
U s D s e W s−= ⋅                          (17b)     
with w(t) and W(s) denoting impulse response of a low-pass 
filter and its corresponding Laplace transform. This gives 
0( ) 1 ( ).T sfH s e W s
−= −                              (18)     
However, Gf(s) ≠ 1 for any practical W(s) at multiples of ω0.  
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 2. Bode diagram of |Hf(s)| in (18) for T0 = 20 ms and 𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋𝑠𝑠+2000𝜋𝜋. 
 
As a result, the magnitude of Hf(s) would be different than 
zero at these frequencies. A Bode diagram of (18) is shown in 
Fig. 2(a) for T0 = 20 ms and 𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋𝑠𝑠+2000𝜋𝜋., As shown in Fig. 
2(b), the valleys of |Hf(s)| are now shifted to the left from 
desired positions, their corresponding values are nonzero and 
they are increasing for higher frequencies. While the latter 
may be acceptable in practical systems since Dn in (6) 
decreases as n increases, non-accurate valley positions may 
significantly deteriorate the disturbance rejection 
performance. The valley position shift is caused by the filter-
induced phase lag. Therefore, it is suggested to reduce the 
delay time in (17) as 
( )0( ) ( ) ( )du t d t T T w t= − − ∆ ∗                  (19a)     
or 
0( )
( )
( ) ( ) ( ) ,
f
T T s
d
G s
U s D s e W s− −∆= ⋅                   (19b)     
where ∆T is the delay of W(s) at ω0. This gives 
0( )( ) 1 ( ).T T sfH s e W s
− −∆= −                              (20)  
A Bode diagram of (20) is shown in Fig. 3(a) for T0 = 20 ms,  
𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋
𝑠𝑠+2000𝜋𝜋
 and ∆𝑇𝑇 = − 1
𝜔𝜔0
𝑡𝑡𝑡𝑡−1( 𝜔𝜔0
2000𝜋𝜋
). It is evident from 
Fig. 3(b) that the position of the valleys of |Hf(s)| are restored 
to the desired locations. 
In case the TUD in (6) possesses odd symmetry, it would 
contain odd harmonics only [58]. Then, (14) may be rewritten 
as 
0( ) ( )
2
T
d t d t= − −                                (21)     
and (19) becomes 
0( ) ( ) ( )
2d
T
u t d t T w t = − − − ∆ ∗ 
 
               (22a)     
    
 
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 3. Bode diagram of |Hf(s)| in (20) for T0 = 20 ms, 𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋𝑠𝑠+2000𝜋𝜋 and 
∆𝑇𝑇 = − 1
𝜔𝜔0
𝑡𝑡𝑡𝑡−1( 𝜔𝜔0
2000𝜋𝜋
). 
 
𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋
𝑠𝑠+2000𝜋𝜋
or 
0( )
2
( )
( ) ( ) ( ( )).
f
T
T s
d
G s
U s D s e W s
− −∆
= ⋅ −                (22b)     
This gives 
0( )
2( ) 1 ( ).
T
T s
fH s e W s
− −∆
= +                     (23)     
Bode diagram of (23) is shown in Fig. 4(a) for T0 = 20 ms, 
𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋
𝑠𝑠+2000𝜋𝜋
 and ∆𝑇𝑇 = 1
2000𝜋𝜋
. The valleys of |Hf(s)| are 
located at odd multiples of ω0, as shown in Fig. 4(b). The 
values of |Hf(s)| valleys are similar to these of (20), however 
for the case of digital implementation the amount of memory 
used to implement the delay in (23) is half of that needed for 
implementing (20). 
 
 
(a) full. 
 
(b) zoomed around 1/T0. 
Fig. 4. Bode diagram of |Hf(s)| in (23) for T0 = 20 ms, 𝑊𝑊(𝑠𝑠) = 2000𝜋𝜋𝑠𝑠+2000𝜋𝜋 and 
∆𝑇𝑇 = − 1
𝜔𝜔0
𝑡𝑡𝑡𝑡−1( 𝜔𝜔0
2000𝜋𝜋
). 
 
TABLE I 
VALUES OF ∆T FOR BUTTERWORTH FILTERS OF DIFFERENT ORDERS 
Order Gf(s) ∆T 
1 
𝜔𝜔𝐹𝐹
𝑠𝑠 + 𝜔𝜔𝐹𝐹 − 1𝜔𝜔0 𝑡𝑡𝑡𝑡−1(𝜔𝜔0𝜔𝜔𝐹𝐹) 
2 
𝜔𝜔𝐹𝐹
2
𝑠𝑠2 + √2𝜔𝜔𝐹𝐹 ∙ 𝑠𝑠 + 𝜔𝜔𝐹𝐹2 − 1𝜔𝜔0 𝑡𝑡𝑡𝑡−1 �√2𝜔𝜔0𝜔𝜔𝐹𝐹𝜔𝜔𝐹𝐹2 − 𝜔𝜔02� 
3 
𝜔𝜔𝐹𝐹
3
𝑠𝑠3 + 2𝜔𝜔𝐹𝐹𝑠𝑠2 + 2𝜔𝜔𝐹𝐹2𝑠𝑠 + 𝜔𝜔𝐹𝐹3 − 1𝜔𝜔0 𝑡𝑡𝑡𝑡−1(2𝜔𝜔𝐹𝐹2𝜔𝜔0 − 𝜔𝜔03𝜔𝜔𝐹𝐹3 − 2𝜔𝜔02𝜔𝜔𝐹𝐹) 
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It is interesting to explore the influence of increasing filter 
order on disturbance rejection loop gain. Table I summarizes 
Butterworth filter Gf(s) of orders 1 – 3 and corresponding 
values of ∆T. Bode diagrams of Hf(s) for T0 = 20 ms and ωF 
= 2000π rad/s are shown in Fig. 5(a) for the three filters in 
Table I along with zooms around the first (Fig. 5(b) and third 
(Fig. 5(c)) base frequency multiples. 
 
 
 
Fig. 5. Bode diagram of |Hf(s)| in (23) for T0 = 20 ms and different 𝑊𝑊(𝑠𝑠) and 
∆𝑇𝑇 from Table I. 
 
The following may be observed:  
- Increasing the filter order above 1 greatly improves the 
disturbance rejection at relevant frequencies. 
- The values of |Hf(ω0)| are quite similar for UDE utilizing 
second and third order filters. 
- Higher order filter utilization leads to better disturbance 
rejection at higher base frequency multiples. 
- Location of resonant peaks is shifted for n ≥ 3. This is due 
to the fact that the phase shift correction via ∆T is performed 
according to n = 1. Therefore, in case rejection of nth harmonic 
is the most significant, ∆T should be calculated accordingly.   
B. Tracking controller 
If the system is properly nominalized by the disturbance 
rejection controller, then ud(t) ≈ −d(t) and 
  ( ) ( ) ( ).n n ty t a y t b u t≈ − +                            (21) 
In order to make sure that y(t) follows the reference (2), the 
desired response is formulated as 
( ) ( )* 0( ) 1 ( ) 1 sin ,t tt ty t e y t A e tω ω ω− −= − = −             (22)     
with ωt denoting the magnitude convergence rate. Hence, 
2
* 2 2
0
2( )( )
( ) ( )
t t
y
t
sY sT s
Y s s
ω ω
ω ω
+
= =
+ +
                     (23)     
is the desired complementary sensitivity function with Y*(s) 
symbolizing the Laplace transform of y*(t), indicating that 
transient response influences the envelope only without 
affecting either frequency or phase. On the other hand, if the 
output of the tracking controller Ct(s) is given by 
 ( ){ }1 *( ) ( ) ( ) ( ) ,t tu t C s Y s Y s−= −                      (24) 
then 
( ) ( ) ( )( )
1 ( ) ( ) 1 ( )
t n t
y
t n t
C s P s L s
T s
C s P s L s
= =
+ +
                  (25)     
with Pn(s) defined in (12) and Lt(s) symbolizes tracking loop 
gain, derived from (23) as 
2
2 2
0
2( ) .t tt
s
L s
s
ω ω
ω
+
=
+
                              (26)     
An interested reader is referred to [51] for detailed analysis of 
(26). Combining (23) with (25) taking into account (12) yields 
tracking controller transfer function, 
( )( )
( )
2
1
2 2
0
2
( ) ( ) ( ) .n t tt n t
n
s a s
C s P s L s
b s
ω ω
ω
−
+ +
= =
+
            (27)     
Note that the obtained controller is characterized by infinite 
gain at ω0 as expected, yet is derived intuitively rather than 
following the generalized integrator theory. The overall 
control action u(t) is then described by (7) with (11) and (24). 
Rearranging, it may be expressed in a two-degrees of freedom 
form as 
{ } { }* 1 1( ) ( ) ( ) ( ) ( )FF FBu t y t L H s y t L H s− −= ∗ − ∗            (28) 
with 
1( ) ( ) ( )( )( ) , ( ) .
1 ( ) 1 ( )
t f nt
FF FB
f f
C s G s P sC s
H s H s
G s G s
−+
= =
− −
      (29) 
The total nominal loop gain of the system is then given by 
( )( ) ( ) ( ) ( ).
1 ( )
t
tot n FB f
f
L s
L s P s H s L s
G s
= = +
−
              (30) 
For the boundary case of Gf(s) = 0 (no disturbance rejection 
loop), Ltot(s) = Lt(s). On the other hand, in case ωt = 0 (no 
tracking loop), Ltot(s) = Lf(s). Hence, for a given desired phase 
margin (or control bandwidth), trade-off between disturbance 
rejection (set by the bandwidth of Lf(s)) and tracking (set by 
the bandwidth of Lt(s)) is expected and must be taken into 
account when designing the controller.  
III. APPLICATION TO IMPROVING THE VOLTAGE QUALITY 
OF INVERTERS 
Consider a single-phase LC filter based inverter, powered 
from a dc source vDC. The inverter feeds a nonlinear load, 
drawing current given in general form by 
0
1
( ) sin( )O n n
n
n odd
i t I n tω ϕ
∞
=
= +∑                           (31)     
  
 
Fig. 6. A single-phase inverter. 
 
(b) zoomed around 1/T0 
(a)  full  
(c) zoomed around 3/T0 
u
PWM
DCv+ −
Inverter
Leg Ou
+
−
L
C Ov
+
−
OiL
i
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The control signal u is converted into a PWM signal, driving 
the converter leg as shown in Fig. 6. The inverter leg output 
voltage, inductor current and capacitor voltage are denoted as 
u0, iL and vO, respectively.  The control goal is forcing the 
inverter output voltage  
0
1
( ) sin( ),O n n
n
n odd
v t V n tω ψ
∞
=
= +∑                         (32)     
to track the reference given by 
*
0( ) sinO Mv t V tω=                                  (33)     
by operating with unity displacement factor (achieved by the 
tracking controller) while minimizing the total harmonic 
distortion (ensured by disturbance observer), defined by 
( )21 2 11 1
3 3
,V n n On
n n
n odd n odd
THD V V V I Z
∞ ∞
− −
= =
= =∑ ∑            (34)     
where |ZOn| = |ZO(jnω0)| = |Vn/In|VM = 0 denotes the value of 
inverter output impedance magnitude at n-th multiple of base 
frequency. Obviously, it is desired to have |ZOn| → 0 in order 
to achieve good disturbance rejection at relevant frequencies. 
In order to cope with the task, it is proposed to utilize a 
cascaded dual-loop control structure (similarly to [28]), 
utilizing a PI controller as an inner (inductor current) loop 
compensator (P controller was utilized in [28]) and a two-
degrees-of-freedom controller, revealed in the preceding 
Section, as the outer (capacitor voltage) loop regulator. Table 
II summarizes the numerical values of system parameters, 
used in the simulations and experiments presented later. 
   
TABLE II 
NOMINAL SYSTEM PARAMETER VALUES  
Parameter Value Units 
Switching frequency, 𝑇𝑇𝑆𝑆−1 15 kHz 
Filter inductance, L 3.4 mH 
Filter capacitance, Cn 30 µF 
Base frequency, ω0 100π rad/s 
DC link voltage, vDC 195 V 
Reference magnitude, VM 110√2 V 
A. Inner loop controller design and analysis 
Inductor current dynamics are given by 
    
( ) ( ) ( ) ( )L d DC O
di tL u t T v t v t
dt
= − −                        (35) 
with Td denoting the overall sampling and switching delay. 
Defining an auxiliary control input u'(t) so that 
( )1( ) '( ) ( ) ,
( ) ODC
u t u t v t
v t
= +                       (36) 
while assuming that 𝑇𝑇𝑑𝑑
−1 is much higher than bandwidth of 
vDC, the current plant is linearized as 
( ) '( ) ( ) ( ).
O
L
d O d O
v
di tL u t T v t T v t
dt
∆
≈ − + − −
                  (37) 
In order to attenuate the remaining disturbance ∆vO, 
proportional-integrative controller 
1( ) II PI
sC s K
s
τ+ =  
 
                             (38) 
is utilized, i.e. ( ){ }1 *'( ) ( ) ( ) ( ) .I L Lu t L C s i s i s−= −  Current loop 
gain and complementary sensitivity function are then 
obtained as 
( )
2
1
( ) dPI I T sI
K s
LG s e
Ls
τ −+=                          (39) 
and 
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−
− −
+
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            (40) 
respectively, with 𝐼𝐼𝐿𝐿∗(𝑠𝑠) denoting inductor current reference 
signal, generated by the outer loop controller.  
The design of CI(s) is then carried out following [59]. 
Adopting double-update PWM and sampling as close as 
possible to the PWM update instance, total transport and 
computation delay of Td = 45𝜇𝜇𝑠𝑠 may be achieved [28], 
leading to KPI = 7.94∙104 and τI = 6.53∙10-4. This gives current 
loop bandwidth of 2450Hz with 45o phase margin and 7dB 
gain margin, as shown in Fig. 7. Complementary sensitivity 
function actually acts as voltage loop actuator and must be 
taken into account during outer loop compensator design. 
 
 
Fig. 7. Current loop gain Bode diagram. 
B. Voltage controller design and analysis 
Output voltage dynamics are given by 
( )1( ) ( ) ( ) ( ) ,O n L O
C
dv t
C C i t i t
dt
−= + ∆ −
               (41) 
i.e. referring to (4), an = 0, bn = Cn-1, y(t) = vO(t), u = iL(t), Pn(s) 
= (Cns)-1 and d(t) = Cn(CiO(t) - ∆CiL(t)). The two-degrees-of-
freedom controller (cf. Fig. 8) design details are hence as 
follows. 
 
B1. Tracking controller 
The tracking controller should be designed so that the 
tracking loop gain crossover frequency is at least ten times 
higher than the resonant frequency [51], i.e. 
0( 10 ) 1.tL j ω =                                   (42)     
Substitution into (26) yields ωt ≈ 4.8ω0.  Combining (24), (27) 
and (42) yields the output of the tracking controller as [51] 
( )
2 2
1 *0 0
2 2
0
( )
9.6 23( ) ( ) ( ) .
t
t n O O
C s
s s
u t C V s V s
s
ω ω
ω
−
 
 + = − 
+ 
  

      (43)     
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Fig. 8. Block diagram of the proposed control structure. 
 
B2. Disturbance observer 
According to (11), disturbance observer output is given by 
( )1
( )
( ) ( ) ( )
1 ( )
f
d n O t
f
G s
u t C sV s U s
G s
−
  = − + 
−  
              (44) 
with Gf(s) listed in Table I and ut(t) defined in (43). The 
current reference is then formed by the sum of (43) and (44) 
(cf. (8)) as 
* 1 ( ) 1( ) ( ) ( ) .
1 ( ) 1 ( )
f
L n O t
f f
sG s
i t C V s U s
G s G s
−
  = − + 
− −  
     (45)     
In order to determine the maximum attainable value of ωF, 
required for disturbance rejection filter Gf(s) selection, recall 
that 𝑖𝑖𝐿𝐿∗ rather than 𝑖𝑖𝐿𝐿 is set by the voltage controller. Therefore, 
current loop complementary sensitivity function TI(s) acts as 
the voltage loop actuator and must be properly taken into 
account by modifying the total nominal loop gain of the 
system as 
( )( ) ( ) ( ) .
1 ( )
t
tot I f
f
L s
L s T s L s
G s
 
= +  − 
                  (46)  
Corresponding inverter output impedance is derived as [28] 
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         (47)  
formed by two terms: Zt(s), related to the plant and tracking 
controller and Hf(s), related to UDE filter.  
 
 
Fig. 9. Bode diagram of Ltot(s) in (46) for the filters in Table I with cutoff 
frequencies in Table III. 
 
 
 
Since significant parameter variations are not expected in the 
voltage plant, phase margin (PM) of 30o and gain margin  
(GM) of 5dB are chosen as minimum values for stability 
assurance. If larger margins are required the system may be 
redesigned at the expense of slight reduction of 𝜔𝜔𝑡𝑡  or  𝜔𝜔𝐹𝐹 .   
Resulting values of ωF along with the resulting stability 
margins are summarized in Table III. Bode diagram of 
corresponding overall loop gain Ltot(s) is given in Fig. 9. It is 
well-evident that rising the filter order increases the loop gain 
magnitude (i.e. improves the system disturbance rejection 
capability) at odd multiples of ω0. The output impedance 
ZO(s) and its forming terms (cf. (47)) are shown in Fig. 10 for 
the 3rd order filter. As expected, Hf(s) possesses resistive 
behavior at odd multiples of ω0 while ZO(s) is capacitive at ω0 
and slightly inductive at odd multiples of ω0 due to influence 
of Zt(s). 
  
Fig. 10. Bode diagram of |ZO(s)| in (47) for the filters in Table I with cutoff 
frequencies in Table III. 
 
TABLE III 
CUT-OFF FREQUENCIES AND STABILITY MARGINS FOR BUTTERWORTH 
FILTERS OF DIFFERENT ORDERS 
Order 𝜔𝜔𝐹𝐹, rad/s PM, o GM, dB 
1 2𝜋𝜋 ∙ 690 30 5 
2 2𝜋𝜋 ∙ 670 30 10.4 
3 2𝜋𝜋 ∙ 640 30 12.6 
IV. VERIFICATION 
In order to confirm the revealed control structure, modified 
Texas Instruments High Voltage Single Phase Inverter 
Development Kit (TIDK) was employed. Inverter parameters 
are similar to the values given in Table II. The control system 
was implemented digitally using a Concerto F28M35 control 
card. Experimental setup is shown in Fig. 11. 
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Fig. 11. Experimental setup. 
 
 
(a) steady state. 
 
(b) no-load to full-load transition. 
 
(c) full-load to no-load transition. 
 
(d) reference magnitude variation under load. 
Fig. 12. Experimental results: Operation under linear load. 
A. Operation with linear load 
In order to examine the operation with linear load, the 
inverter was terminated by a 33Ω resistor. A third order 
Butterworth filter based UDE was employed. Fig. 12  presents 
the results of steady state operation (Fig. 12(a)) as well as full 
load to no load (Fig. 12(b)) and no load to full load (Fig. 
12(c)) transitions. In addition, Fig. 12(d) demonstrates the 
system response to reference magnitude variation from 50% 
to 100% of nominal value. It may be concluded that the 
system performs well in both steady state and transient 
regimes. Output voltage THD under linear load was found to 
be 0.87%. 
B. Operation with nonlinear load 
In order to inspect the operation under nonlinear load, the 
33Ω resistor was replaced by a diode rectifier, driving a 50Ω, 
940μF parallel RC load (250W) with a crest factor of 3.2~3.5, 
depending on the inverter internal impedance. For testing 
transients, the load resistor has been replaced with 100Ω 
resistor to limit the inrush current. Performance utilizing, 
first, second and third order Butterworth filter based UDEs 
were examined. Fig. 13 presents the time domain results of 
steady state operation while Fig. 14 compares respective 
experimental frequency domain distributions and total 
harmonic distortions of the output voltage for all three cases. 
As predicted, THDV reduces with the increase of filter order, 
which mainly affects the 3rd and 5th harmonics. 
 
 
(a) 1st order. 
 
(b) 2nd order. 
 
(c) 3rd order. 
Fig. 13. Experimental results: Steady-state operation under nonlinear load for 
different orders of Gf(s). 
 
Fig. 15 presents the full load to no load and no load to full 
load transitions for the third order Butterworth filter based 
UDE. The no load to full load transient is usually the worst 
one to expect. The settling time here is formed by a half-
cycle-delay, used in the UDE, filter response time and load 
transient. According to the results, the performance may be 
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considered satisfactory when the impressive steady state 
performance is taken into account.  
 
 
Fig. 14. Experimental results: Output voltage spectra comparison for 
different orders of Gf(s). 
 
 
 
(a) no-load to full-load transition. 
 
(b) full-load to no-load transition. 
Fig. 15. Experimental results: Transient performance under nonlinear load 
for 3rd order Butterworth filter based UDE. 
 
Steady-state system operation under nonlinear load 
system was also verified under fundamental frequency 
deviation up to ±1Hz to examine the robustness. 
Experimental results are shown in Fig. 16 with corresponding 
values of THDV indicated. THDV is noticeably affected by 
base frequency variations. 
  
C. Comparison with multi-band-stop filter based UDE 
As mentioned above, in a recent paper [28] a similar dual-
loop control structure was proposed, utilizing a proportional 
controller as a current loop regulator and a different two-
degree of freedom regulator as a voltage controller. A 
proportional nominal voltage loop tracking controller was 
employed, while a UDE equipped with a multi-band-stop 
filter was utilized for disturbance rejection. The hardware 
setup and other operational parameters (switching frequency 
and load) were similar to the ones in this paper.  
Performance comparison results of control structure in 
[28] and the one proposed in the paper (utilizing a 3rd order 
Butterworth filter) is summarized in Fig. 17. Frequency 
domain distributions and total harmonic distortions of the 
output voltage are compared in Fig. 17(a) for nominal base 
frequency operation. It may be concluded that the control 
structure proposed in this paper outperforms the one in [28] 
in terms of THDV. However, if the base frequency were to 
vary, the algorithm in [28] becomes superior to the one 
proposed here, as shown in Fig. 17(b). This is because the 
control structure in [28] was designed especially for ensuring 
robustness to base frequency variations. The algorithm 
proposed in this paper outperforms the one in [28] in terms of 
transient response speed as well, as shown in Fig. 17(c), 
 
 
(a) ω0 = 2π∙49rad/s. 
 
(b) ω0 = 2π∙49.5rad/s. 
 
(c) ω0 = 2π∙50.5rad/s. 
 
(d) ω0 = 2π∙51rad/s. 
Fig. 15. Experimental results. Steady state operation under ±1Hz base 
frequency deviation. 
 
which presents the output voltage tracking errors for no load 
to full load to no load transients. 
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(a) THDV under nonlinear load. 
 
(b) Robustness to frequency variations. 
 
(c) Tracking error. 
Fig. 16. Results of comparison with the method proposed in [28]. 
V. CONCLUSIONS 
In this paper, a two-degrees-of-freedom control structure 
was proposed for enhancing the output voltage quality of 
inverters, allowing tracking and disturbance rejection 
problems to be decoupled. A modified Uncertainty and 
Disturbance Estimator, based on time-delay filter, was 
utilized to tackle the disturbance rejection task. Employing 
the proposed filter has led to minimization of inverter output 
impedance magnitude around the harmonics of interest, 
leading to enhanced disturbance rejection capabilities. Once 
the total uncertainty and disturbance was accurately estimated 
and eliminated by the proposed disturbance observer, it was 
possible to impose desired tracking performance by a suitable 
resonant tracking controller, designed according to prescribed 
nominal transient behavior. Theoretical findings were fully 
supported by experimental results. Possibility to improve 
robustness to base frequency variations using multiple delay 
filters [55] - [57], [60] will be examined in future work. 
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Abstract—In this paper, a two-degrees-of-freedom 
control algorithm based on uncertainty and disturbance 
estimator (UDE), aimed to minimize the total harmonic 
distortion of inverter output voltage is proposed, 
possessing enhanced robustness to base frequency 
variations. A multiple-time-delay action is combined with 
a commonly utilized low-pass UDE filter to increase the 
range of output impedance magnitude minimization 
around odd multiples of base frequency and to reject 
harmonics of typical single-phase nonlinear loads. 
Marginal robustness improvement achieved by 
increasing the number of time delays is quantified 
analytically and revealed to be independent of delay 
order. The performance of the proposed control approach 
and its superiority over two recently proposed methods is 
successfully validated by experimental results. 
 
Index Terms—Uncertainty and disturbance estimator, 
time-delayed filter, inverter, voltage quality, two degrees 
of freedom control. 
I. INTRODUCTION 
OWER inverters are a key element associated with DC-
AC energy conversion applications [1]. Therefore, the 
research related to the field of inverters control is on-
going and extremely popular. Minimizing the total harmonic 
distortion (THD) of DC-AC power converters feeding 
nonlinear loads is one of the fundamental challenges [2] – 
[12]. The challenge of THD reduction is equivalent to inverter 
output impedance minimization and is therefore closely 
related to the algorithm utilized for output voltage control 
[13]. In fact, reducing the magnitude of inverter output 
impedance around frequencies associated with load energy 
improves the output voltage quality [14] – [16]. In case single-
phase inverter feeds a nonlinear load, inverter output 
impedance magnitude at odd harmonic frequencies is relevant 
for THD minimization, while in case of three-phase 
conversion, 6n±1 harmonic components are of interest. In 
[17] – [20] and [20] – [23], multi-resonant and repetitive 
controllers were utilized, respectively, to minimize inverter 
output voltage THD. Unfortunately, typical multi-resonant 
and repetitive control methods possess single-degrees-of-
freedom structure, thus imposing coupling between tracking 
and disturbance rejection. On the other hand, disturbance 
observer (DOB) based methods [24] – [26] employ two-
degrees-of-freedom structures, allowing elimination of the 
above-mentioned coupling. DOB-based controllers estimate 
and cancel the lumped uncertainty and disturbance to 
"nominalize" the plant [27], letting the tracking controller to 
shape the tracking response of the nominal system. 
Uncertainty and Disturbance Estimator (UDE), developed 
in [28] – [36] and verified to be capable of successfully coping 
with a variety of control tasks in [37] – [46], is a subset of 
DOB. It was demonstrated in [47], that UDE-based 
controllers may impose disturbance rejection by direct 
shaping of output impedance via suitable filter design. There, 
UDE controller equipped with a multi-band-stop-filter (MBS) 
was utilized to tackle the challenge of inverter output voltage 
quality enhancement. In [48], UDE controller equipped with 
a time-delayed-filter (TD) was proposed to improve its ability 
to approximate and eliminate signals characterized by 
periodic behavior and applied in [49] to single-phase inverter 
output voltage quality enhancement. Performance 
comparison between systems based on the two filters above 
under similar operating conditions indicated the superiority of 
TD in terms of both output voltage THD and settling time and 
the supremacy of MBS in terms of robustness to base 
frequency variations. Therefore, this paper mainly aims to 
improve the performance of UDE based controller equipped 
with a time-delayed-filter in terms of robustness to base 
frequency variations by increasing the number of delays in the 
time-delayed-filter, i.e. utilizing a multiple-time-delayed 
filter (MTD) rather than single-time-delayed filter, employed 
in [48] and [49].  
It must be emphasized that utilizing a TD-based UDE 
yielded results somewhat similar to repetitive-like action [50]. 
Yet, as indicated in [48], the proposed method possesses 
significant fundamental difference owing to the two-degrees-
of-freedom structure. Nevertheless, due to revealed 
similarities, design rules and underlying constraints of odd-
harmonic repetitive control [51] – [53] are very helpful in 
designing TD-based UDE. Methods to improve the 
robustness of TD-based UDE to base frequency variations by 
increasing the number of delays in the time-delayed-filter 
were proposed in [54] – [56], elaborated in [57] and applied 
to control of power converters (still utilizing single-degree-
of-freedom structure) in [58] – [61]. Here, similar 
enhancement is adopted to equip the UDE with MTD while 
maintaining the two-degrees-of-freedom structure to improve 
the robustness to base frequency variations 
The rest of the paper is organized as follows. The 
proposed UDE-based controller is revealed in detail in 
Section II. Application to improving output voltage quality of 
inverters is described in Section III. Experimental verification 
of the proposed methodology is demonstrated in Section IV. 
The paper is concluded in Section V.  
II. UDE-BASED CONTROLLER 
Consider a stable, minimum-phase uncertain plant P with 
disturbance,  
( )
( ) ( )
( ) ( ) ( ) ( ( ) ( )) ( ) ( ) ,n c
P s u s
y s P s u s P s P s u s f s= = + ∆ +       (1)                                   
where y is the system output, Pn and ∆P are nominal and  
uncertain parts of P, respectively, u is the plant input, uc is the  
UDE-Based Controller Equipped with a 
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Voltage Quality of Inverters  
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control input and f(t) is the external disturbance, satisfying 
0
1,
( ) sin( ).n n
n odd
f t F n tω φ
∞
=
= +∑                          (2)     
Reference signal to be tracked by the system output y(t) is 
given by 
*
0( ) sin .y t R tω=                                  (3)     
Rearranging (1) yields 
( )( ) ( ) ( ) ( )n c dy s P s u s u s= +                         (4)                                   
with 
1( ) ( ) ( ) ( ) ( )d nu s f s P s P s u s
−= + ∆                      (5) 
symbolizing the lumped uncertainty and disturbance (LUD), 
which may be expressed (cf. (1)-(4)) as  
0
1,
( ) sin( ).d n n
n odd
u t D n tω θ
∞
=
= +∑                       (6)     
Tracking and disturbance rejection requirements are proposed 
to be met simultaneously by employing a two-degree-of-
freedom control structure with a split control signal 
( ) ( ) ( )c ct cdu t u t u t= −                               (7)     
with uct(t) and ucd(t) symbolizing the output of tracking 
controller and LUD estimator, respectively. In case the LUD 
estimator is properly designed, then ucd(t) ≈ ud(t) and (4) 
reduces to 
( ) ( ) ( ),n cty s P s u s=                              (8)                                   
i.e. the plant is nominalized [27] and the tracking controller 
may be designed according to nominal desired behavior. It 
was shown in [62], [63] that tracking controller and LUD 
estimator designs may be decoupled under the restriction of 
available control bandwidth and desired stability margins. 
A. LUD estimator equipped with multiple-time-delayed filter 
According to (4), the LUD is given by 
1( ) ( ) ( ) ( ).d n cu s P s y s u s
−= −                         (9)                                   
UDE-based controllers reconstruct the LUD in (6) by passing 
(9) through a linear filter Gf(s), ideally characterized by unity 
gain and zero phase at odd multiples of ω0, 
1
( )
( ) ( ) ( ) ( ) ( ) ( ( ) ( )) ( ).
c
cd d f n ct cd f
u s
u s u s G s P s y s u s u s G s−
 
 = = − −
 
 

 (10) 
Rearranging, the LUD estimate is given by  
( )1( )( ) ( ) ( ) ( ) ,1 ( )
f
cd n ct
f
G s
u s P s y s u s
G s
−= −
−
            (11) 
making use of system output, tracking control input and 
nominal plant model only. Moreover, substituting (10) into 
(4) gives 
( )
( ) ( ) ( ) ( )(1 ( )) .
f
n t d f
H s
y s P s u s u s G s
 
 = + −  
 

                (12)                                   
Apparently, if Gf(s) possesses unity gain and zero phase at 
odd multiples of ω0, then corresponding Hf(s) = 0 and LUD in 
(6) will is fully attenuated.  
Since the LUD in (6) contain odd harmonics only, then  
0( ) ( )
2d d
T
u t u t= − −                                (13)     
with 𝑇𝑇0 = 2𝜋𝜋𝜔𝜔0, or 
0
2( ) ( ) .
T
s
d du s u s e
−
= −                              (14)     
Unfortunately, (13) cannot be utilized as is due to infinite 
bandwidth. Therefore, (14) is combined with a low-pass filter 
Q(s) to limit the signal bandwidth, yielding the LUD estimate 
given by 
0
1
2
( )
( ) ( ) ( )
f
T
T s
cd d
G s
u s u s Q s e
 − −∆ 
 
 
 = −
 
 
                  (15)     
with ∆T denoting the delay of Q(s) at ω0 [48]. The resulting 
Gf(s) is referred to as time-delayed filter in [49]. Within the 
pass band of Q(s),  
0
2
1 1( ) 1 ( ) 1
T
s
f fH s G s e
−
= − = +                      (16)     
with corresponding magnitude given by 
1
2
0
1( ) 2 2cos .2f
T
H jω ω
  = +  
  
                 (17)     
Therefore, 
1 0
0,
( )
2,f
odd n
H jn
even n
ω

= 

                         (18)     
and 
1( ) 1fH jω ≤  for 
0
1 1 , .
3 3
n n n oddω
ω
− ≤ ≤ +             (19)     
Bode diagram of |Hf1(jω)| versus normalized frequency ω/ω0 
is depicted in Fig. 1.  
 
 
Fig. 1. Bode diagram of |Hf1(s)|. 
 
In order to improve the LUD estimator robustness to 
frequency variations, note that (13) may be generalized as 
0( ) ( 1) ( ), 1, 2,3...
2
m
d d
T
u t u t m m= − − =                 (20)     
or 
0
2( ) ( 1) ( ) .
T
m sm
d du s u s e
−
= −                           (21)     
Furthermore, (21) can be rewritten as 
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0
2
1
( ) ( 1) ( )
TM m sm
d m d
m
u s k u s e
−
=
= −∑                       (22)     
with 
1
1.
M
m
m
k
=
=∑                                        (23)     
Again, (22) cannot be utilized as is due to infinite bandwidth. 
Combining with a low-pass filter Q(s) yields the LUD 
estimate given by 
0
2
1
( )
( ) ( ) ( ) ( 1) .
fM
TM m T s
m
cd d m
m
G s
u s u s Q s k e
 − −∆ 
 
=
 
 
 = −
 
 
 
∑

      (24)     
The resulting GfM(s) is thereafter referred to as multiple-time-
delayed filter. Coefficients km are selected following [55], 
[56] to reduce the sensitivity of GfM(s) to frequency variations 
around odd multiples of ω0 by forcing 
0 ,
( )
0, 1, 2,.., 1,
l
fM
l
s jn n odd
d G s
l M
ds
ω=
= = −             (25)     
yielding the following system of M – 1 equations, 
1
0, 1, 2,.., 1.
M
l
m
m
m k l M
=
= = −∑                     (26)     
Combining (26) with (23), the solution is given in a matrix 
form by 
1 ,−=K A B                                    (27)     
where K = (k1, k2,…,kM)T is a Mx1 vector, A = {aij} is a MxM 
matrix with aij = ji-1 and B = (1,0,…,0)T is a Mx1 vector. 
Values of km for l = 2, 3, 4 and 5 are summarized in Table I. 
Within the pass band of Q(s) (i.e. for Q(s) = 1),  
0
2
1
( ) 1 ( ) 1 ( 1)
TM m sm
fM fM m
m
H s G s k e
−
=
= − = − −∑           (28)     
with corresponding magnitude given by 
1
2
0( ) 2 2cos .
2
M
f
T
H jω ω
  = +  
  
                 (29)     
 
TABLE I 
WEIGHTING COEFFICIENTS  OF MULTIPLE-TIME-DELAYED FILTERS 
M k1 k2 k3 k4 k5 
1 1 -- -- -- -- 
2 2 -1 -- -- -- 
3 3 -3 1 -- -- 
4 4 -6 4 -1 -- 
5 5 -10 10 -5 1 
 
Therefore, 
0
0,
( )
2 ,fM M
odd n
H jn
even n
ω

= 

                       (30)     
and 
( ) 1fMH jω ≤  for 
0
1 1 , ,
3 3
n n n oddω
ω
− ≤ ≤ +          (31)     
i.e. (31) is independent of M. Bode diagram of |HfM(jω)| 
versus normalized frequency ω/ω0 is depicted in Fig. 2 for M 
= 1, 2, 3, 4. It may be concluded that increasing the number 
of delays from M to M + 1 leads to robustness improvement 
of 
1
1
21 0
1
1
( )
( )
( ) 2 2cos
2( )
H
fM
f
fM
R j
H j T
H j
H j
ω
ω
ω ω
ω
−
−
+
=
  = = +  
  
 (32)     
within frequency range given in (31) irrespectively of M, as 
shown in Fig. 3. 
 
 
(a) full view 
 
(b) zoomed around odd n  
Fig. 2. Bode diagram of |HfM(s)| with Q(s) = 1 for different values of M. 
 
 
Fig. 3. Bode diagram of |RH1(s)| zoomed around odd n. 
 
Application of a non-ideal low-pass filter Q(s) with cut-off 
frequency ωF influences HfM(s) as follows: for ω << ωF, (29) 
– (32) remain valid while for ω → ωF performance 
degradation takes place, as pointed out in [48]. Bode diagram 
of |HfM(jω)| combined with a ωF = 20ω0 first-order 
Butterworth filter versus normalized frequency is depicted in 
Fig. 4 for M = 1, 2, 3, 4 to demonstrate the effect of non-ideal 
Q(s) application. Consequently, the bandwidth of Q(s) should 
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be as high as possible to preserve idealized behavior given by 
(29) – (32) for as many harmonics as possible. 
 
 
(a) full view 
 
(b) zoomed around n = 1 
 
(c) zoomed around n = 19 
Fig. 4. Bode diagram of |HfM(s)| with Q(s) ≠ 1 for different values of M. 
B. Tracking controller 
Once (8) is valid, the plant is LUD-free and tracking 
controller Ct(s) may be selected according to desired nominal 
tracking performance. In general, to assure zero steady-state 
tracking error, a proportional-resonant controller should be 
selected for a reference given by (3) [64]. Nevertheless, in 
case the nominal plant is a pure integrator (typical for power 
electronic converters under cascaded current-voltage control), 
proportional controller may be sufficient in case available 
control bandwidth is much higher (decade or more) than ω0. 
The output of tracking controller Ct(s) is given by  
 ( )*( ) ( ) ( ) ( ) .ct tu s C s y s y s= −                        (34) 
C. Combined control action 
Following (7), the control signal uc(t) is formed by the 
difference between (34) and (24) as 
( )
( )( )
*
1 *
( ) ( ) ( ) ( )
( )
( ) ( ) ( ) ( ) ( ) .
1 ( )
c t
fM
n t
fM
u s C s y s y s
G s
P s y s C s y s y s
G s
−
= − −
− − −
−
  (35)     
Rearranging, there is 
1
* ( ) ( ) ( )( )( ) ( ) ( ).
1 ( ) 1 ( )
t fM nt
c
fM fM
C s G s P sC s
u s y s y s
G s G s
−+
= −
− −
   (36)     
In case an actuator Ta(s) is present, plant input and output are 
given by 
( ) ( ) ( ) ( )c a du s u s T s u s= +                         (37)                                   
and 
( )
( )
*
1 ( ) ( )( ) ( )( ) ( ) ( ),
1 ( ) ( ) 1 ( ) ( ) ( )
fM nn t
d
n t n t a
G s P sP s C s
y s y s u s
P s C s P s C s T s
−
= +
+ +
(38)                                   
respectively. Apparently, in case the energy content of ud(s) 
is concentrated at multiples of ω0, system output would satisfy 
the desired tracking behavior in steady state. Overall control 
block diagram is depicted in Fig. 5.  
 
 
Fig. 5. Overall block diagram of the proposed control structure. 
 
Nominal system loop gain is derived as 
0
0
2
2
2 2
10
2
1
( ) ( ) ( )
( ) ( )
1 ( )
2 ( ) ( 1)
( ).
1 ( ) ( 1)
n t fM
n a
fM
TM m T s
mt t
m
m
aTM m T s
m
m
m
P s C s G s
L s T s
G s
s Q s k e
s
T s
Q s k e
ω ω
ω
 − −∆ 
 
=
 − −∆ 
 
=
+
=
−
+
+ −
+
=
− −
∑
∑
       (39) 
As recently shown in [62], [63], trade-off between tracking 
and disturbance rejection would always appear due to finite 
available control bandwidth and must be accordingly 
accounted upon selection of ωt, M and Q(s).  
III. APPLICATION TO IMPROVING THE VOLTAGE QUALITY 
OF INVERTERS 
A single-phase inverter with LC filter, fed  from a dc 
source vDC in shown in Fig. 6. Inverter leg voltage, inductor 
current and output voltage are denoted as u0, iL and vO, 
respectively. PWM signal, modulated by the control input v 
drives the converter leg. Practical nonlinear loads, connected 
to inverter output terminals, draw currents iO(t) satisfying (2). 
On the other hand, output voltage reference is of the form (3). 
A cascaded dual-loop control structure is utilized (similarly to 
[47], [49]). Inductor current dynamics is given by 
 
(11)
nP
y
aT
cdu
cuctu
tC
*y
du
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Fig. 6. Single-phase LC-filter based inverter. 
 
    ( )1( ) ( ) ( ) ( ) ,L d DC O
di t L v t T v t v t
dt
−= − −                (40) 
with Td symbolizing the total sampling and switching delay. 
The control input is selected as  
( )( )*1( ) ( ) ( ) ( ) ,( ) PI L L ODCv t K i t i t v tv t= − +           (41) 
where 𝑖𝑖𝐿𝐿∗(𝑡𝑡) is inductor current reference signal and KPI is 
proportional gain. Complementary sensitivity function is then 
obtained as 
1
* 1
( )( ) .
( ) d
L PI
I T s
L PI
i s K LT s
i s se K L
−
−
= =
+
                  (42) 
Consider and inverter of Fig. 6 with numerical values of 
relevant parameters summarized in Table II. Setting KPI to 59 
yields a 2762 Hz bandwidth current loop with 45o phase 
margin and 6dB gain margin [47]. Bode diagram of the 
resulting current loop complementary sensitivity function 
TI(s) is given in Fig. 7. 
 
TABLE II 
NOMINAL SYSTEM PARAMETER VALUES  
Parameter Value Units 
Switching frequency, 𝑇𝑇𝑆𝑆−1 15 kHz 
Filter inductance, L 3.4 mH 
Filter capacitance, Cn 30 µF 
Base frequency, ω0 100π rad/s 
DC link voltage, vDC 195 V 
Reference magnitude, V1 110√2 V 
 
Output voltage dynamics may then be expressed by 


 
*
( ) ( )( ) ( )
( )
1( ) ( ) ( ) ( )
c a d
n
O L I d
n u s T sy s u s
P s
v s i s T s i s
C s
 
 = +
 
 
                    (43)                                   
with C = Cn + ∆C and 
( )1 1 *( ) ( ) ( ) ( ) ( ) .d O n n L I Oi s i s C C i s T s i s− −= − + ∆ +         (44) 
From (2), (3) and (38), output voltage is given by 
0
1,
( ) sin( ),O n n
n odd
v t V n tω ψ
∞
=
= +∑                      (45)     
i.e. in order to track the reference (3) with R = V1, then ψ1 and 
Vn (for n > 1) should be minimized. In other words, inverter 
output voltage should be in phase with the reference  (tracking 
controller goal) and harmonic distortion free (disturbance 
observer goal). Total harmonic distortion of the output 
voltage is defined by 
( )
2
21
1 0
3, 3,1
( ) ,nV dn O
n odd n odd
V
THD V I Z jn
V
ω
∞ ∞
−
= =
 
= = 
 
∑ ∑     (46)     
 
Fig. 7. Bode diagram of voltage loop actuator TI(s).  
 
where Idn is the n-th harmonic magnitude of id(t) (cf. (44)) and 
( )
( ) ( )
( )
1 ( ) ( ) ( )
fM n
O
n t a
H s P s
Z s
P s C s T s
=
+
                       (47)     
is the inverter output impedance. Obviously, since HfM(s) is 
designed according to (28), then |ZO(jnω0)| → 0, i.e. low 
(ideally zero) THD may be expected.  
The control input in (43) is split as 
  
* * *
( ) ( ) ( )
( ) ( ) ( ) ,
c ct cd
L Lt Ld
u s u s u s
i s i s i s= −                           (48)                                   
where the first term on the right-hand side denotes the 
tracking controller output given by 
( )* *( ) ( ) ( )Lt PV O Oi s K v s v s= −                       (49)     
with proportional gain KPV and the second one symbolizes the 
disturbance observer output, given by 
( )*
( )
( ) ( ) ( ) .
1 ( )
fM
Ld n O ct
fM
G s
i s C sv s u s
G s
= −
−
               (50) 
The filter GfM(s) was defined in (24) with Q(s) selected as a 
third-order Butterworth filter (see the discussion on filter 
order selection in [49]) 
3
3 2 2 3( ) ,2 2
F
F F F
Q s
s s s
ω
ω ω ω
=
+ + +
                   (51) 
yielding 
2 3
1 0 0
3 2
0 0
21 .
2
F
F F
T tg
ω ω ω
ω ω ω ω
−  −∆ =  
− 
                    (52) 
Since the only voltage plant parameter is the capacitance C, 
whose value is not expected to undergo significant variations, 
phase margin (PM) of 30o and gain margin (GM) of 5dB are 
sufficient for stability assurance. If required, larger stability 
margins may be attained by trading off tracking bandwidth 
(i.e. KPV) or 𝜔𝜔𝐹𝐹.  
It was shown in [49] that for M = 1, increasing the order 
of Q(s) imposes 𝜔𝜔𝐹𝐹 reduction for given stability margin 
constraints. Here, the filter order remains unchanged and the 
number of delays M is increased from 1 to 3. For each number 
of delays, maximum ωF is searched for until one of the 
stability margins limits is reached. The results are 
summarized in Table III and Bode diagrams of corresponding 
nominal loop gains Ln(s) (cf. (40)) for M = 1, 3 and KPV = 
0.236 (i.e. tracking loop bandwidth of 2500π rad/s) are 
presented in Fig. 8 . As expected, rising the number of delays 
increases the loop gain robustness) around odd multiples of 
v
PWM
DCv
+ −
Inverter
Leg Ou
+
−
L
C Ov
+
−
Oi
Li
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ω0 while trading off the peak gain at these frequencies due to 
decreased ωF [47], [65]. In practice, slight peak gain reduction 
has a negligible influence on performance since the output 
impedance at relevant harmonics is below the system noise 
level. 
 
Fig. 8. Bode diagrams of Ln(s) for M = 1, 3. 
 
 
TABLE III 
FILTER BANDWIDTHS AND STABILITY MARGINS FOR DIFFERENT NUMBER OF 
DELAYS  
M 𝜔𝜔𝐹𝐹, rad/s PM, o GM, dB 
1 2𝜋𝜋 ∙ 840 38 5 
2 2𝜋𝜋 ∙ 640 30 5.3 
3 2𝜋𝜋 ∙ 590 30 5.3 
 
 
Fig. 9. Experimental setup. 
IV. VERIFICATION 
In order to verify the feasibility of the proposed UDE-
based filter equipped with a multiple-time-delayed filter, 
modified Texas Instruments High Voltage Single Phase 
Inverter Development Kit (TIDK) with parameters in Table I 
was utilized. The proposed control structure with M = 3 and 
ωF = 2π∙590 rad/s (cf. Table III) was executed in digital form 
by a Concerto F28M35 control board. Experimental setup is 
depicted in Fig. 9. 
A. Operation with linear load 
In order to verify the performance under linear load, a 33Ω 
resistor was connected across inverter output terminals. Fig. 
10(a) presents the steady state operation waveforms, Fig. 
10(b) and 10(c) demonstrate full load – to – no load and no 
load – to – full load transitions, respectively, and Fig. 10(d) 
shows the response to 50% – to – 100% reference magnitude 
step change.  
 
 
(a) steady state. 
 
(b) no-load to full-load transition. 
 
(c) full-load to no-load transition. 
 
(d) reference magnitude variation under load. 
Fig. 10. Experimental results: Operation with linear load. 
Apparently, satisfactory performance is evident in both 
steady state and transients. Under linear load, the system 
achieved output voltage THD of 0.88% in steady state 
operation. 
 
B. Operation with nonlinear load 
In order to verify the steady-state performance under 
nonlinear load, the 33Ω resistor was removed and swapped 
with a full-bridge diode rectifier, terminated by a 
50Ω(250W)/940μF parallel RC load with a crest factor of 
~3.35. Fig. 11(a) presents respective reference and output 
waveforms. For transient performance testing, the 50Ω 
resistor was replaced with a 100Ω one to limit the inrush 
current. Fig. 11(b) and 11(c) demonstrate full load – to – no 
load and no load – to – full load transitions, respectively. 
Oi
*
Ov Ov
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Ov Ov
*
Ov Ov
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*
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Under nonlinear load, the system achieved output voltage 
THD of 1.78% in steady state operation. 
 
 
(a) steady state. 
 
(b) full-load to no-load transition. 
 
(c) no-load to full-load transition. 
Fig. 11. Experimental results: Steady-state operation with nonlinear load. 
 
C. Robustness to base frequency variations 
In order to verify the robustness to base frequency variations, 
steady-state system operation under nonlinear load was 
examined for fundamental frequency deviations of ±2Hz. 
Experimental results are shown in Fig. 12 for the range of ±1Hz (which are likely to occur) and corresponding THDV 
values are presented in Fig. 13 for fundamental frequency 
deviations of ±2Hz. It may be concluded that the system is 
indeed robust to frequency deviations of ±1Hz. Nevertheless, 
the THDV attains its minimum below 50Hz and is 
asymmetrical. This is well expected from both the fact that ∆T 
in (24) accounts for the first harmonic only while the valleys 
of |Hf(s)| at higher multiples of ω0 are slightly displaced. 
Moreover, it is expected from Fig. 4(b) that for M = 3, higher 
load harmonics would be better rejected around harmonic 
multiples than at their exact position. In order to verify this 
observation, the filter (24) was re-designed assuming base 
frequency of 50.25 Hz rather than 50Hz.  
 
 
(a) ω0 = 2π∙49rad/s. 
 
(b) ω0 = 2π∙49.5rad/s. 
 
(c) ω0 = 2π∙50.5rad/s. 
 
(d) ω0 = 2π∙51rad/s. 
Fig. 12. Experimental results. Steady state operation with nonlinear load 
under ±1Hz base frequency deviation. 
 
Corresponding THDV values are presented in Fig. 13 for 
fundamental frequency deviations of ±2Hz.  As the result of 
re-design, the THDV curve was shifted to the right with 
corresponding value at 50Hz reduced from 1.78% to 1.67% 
and became more symmetrical. 
 
D. Comparison with multi-band-stop and single-time-
delayed filters based UDE  
As mentioned above, in [47] and [49] similar dual-loop 
control structures were proposed, utilizing different two-  
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Fig. 13. Experimental results. Robustness to ±2Hz base frequency 
deviations. 
 
degree-of-freedom regulator as voltage controller. In [47], a 
UDE equipped with a multi-band-stop filter was utilized for 
disturbance rejection while in [49] a UDE equipped with a 
single-time-delayed filter was employed. The hardware setup 
and other operational parameters (switching frequency and 
load) were similar to the ones in this paper.  
Outcomes of performance comparison of control 
structures in [47] (denoted as MBS), [49] (denoted as TD) and 
the one proposed here (denoted as MTD) are summarized in 
Fig. 14. Apparently, MTD is superior both in case the base 
frequency remains nominal and in case ω0 is expected to vary, 
as shown in Fig. 14(a). Fig. 14(b) demonstrates tracking 
errors of output voltage for no load - to - full load - to - no 
load transients. In terms of transient response speed, MTD 
outperforms MBS while being inferior to TD, as expected due 
to increase amount of delay utilized.  
V. CONCLUSIONS 
 In this paper, a two-degrees-of-freedom control structure 
based on UDE controller equipped with a multiple-time-
delayed filter was suggested, aimed to improve the output 
voltage quality of DC-AC converters by minimizing the 
inverter output impedance magnitude around odd harmonics 
of base frequency. Compared to previously proposed UDE 
controllers equipped with multiple-band-stop and single-
time-delay filters, the proposed control structure has yielded 
lower THDV for both nominal and varied based frequency. On 
the other hand, due to the adoption of multiple time delays, 
the transient response is slightly prolonged compared to the 
single-time-delayed filter yet still better than that of multiple-
band-stop-filter.  
 
(a) Robustness to frequency variations. 
  
 
(b) Tracking error. 
Fig. 14. Results of comparison with methods proposed in [47] and [49]. 
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8.  Conclusions and future work  
8.1 ConclusionsEquation Chapter 9 Section 1 
Power quality has a key role in maximizing both the efficiency and the capacity of 
AC power sources. The transformation of the grid from generator based sources to 
inverter-based sources enhances the need for better voltage regulation.  
In this thesis, two degrees of freedom design was applied to the control of power 
inverters. As shown throughout, the main challenge in controlling a power inverter is to 
reject the periodical disturbances, whilst ensuring that the controller bandwidth is 
limited. The method chosen for this work is based on a sub class of the disturbance 
observer called the Uncertainty and Disturbance Estimator (UDE).  The key reason for 
using this method is that it had been found that the two degrees of freedom structure 
enables the option to (i) design a voltage source where the controller reference model 
together with the reference signal determines the internal voltage source and (ii) the 
design of the UDE filter determines the inverter closed loop output impedance. A number 
of increasingly sophisticated methods resulted from this approach.  
The third chapter of the thesis based over (Gadelovits et al., 2015; Gadelovits, 
Zhong and Kadirkamanathan, 2016) uses a simple parallel operation scheme to 
demonstrate that the inverter output impedance is determined by the UDE design. It was 
shown that when connecting two inverters in parallel and giving them the same voltage 
reference, the current is shared in relation to the UDE filter bandwidth. This fact 
demonstrated that the power inverter closed loop output impedance is related mainly to 
the UDE filter design. Moreover, chapter three shows implementation of a UDE in closed 
loop and compared the maximum improvement achievable using the UDE equipped with 
a first-order low-pass filter operating near the stability limit. The UDE output THD was 
compared to an open loop and a feed-forward scheme where the inductor current is fed-
forward to create a small virtual output impedance. This small virtual impedance had 
been created to dampen the filter resonance oscillation. The results showed a THD 
improvement relatedd to the decrease in the output impedance and emphasized the need 
for an improved AC design. 
The rest of the thesis dealt with the design of the UDE filter including the 
bandwidth constraint. In chapter 2 it was discussed that the inverter switching bridge 
combined with the current regulator acted as a limited bandwidth actuator for the voltage 
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regulator. Therefore, the classic low pass filter based design of the UDE proposed in 
chapter 3 did not give optimal results within the stability limits imposed by the actuator.      
Four different design solutions through two different routes had been proposed in 
this thesis for dealing with the bandwidth constraint while maintaining the two-degrees 
of freedom design nature of the UDE based controller.  
The problem description and the first solution had been presented in chapter four 
(Gadelovits et al., 2017a).  The solution aimed to shape the output impedance and to 
derive the UDE filter directly from it. The synthesized filter derived from the desired 
impedance was shaped as cascaded Butterworth filters, which formed the frequency 
selective filter.  Simulation results for this method showed that a low magnitude error 
between the reference model output to the system output when compared to the 
traditional low pass filter design. 
The second solution proposed in this thesis and presented in chapter five  
(Gadelovits et al., 2017b) is to shape the output impedance using a set of elliptic filters. 
This method has shown good robustness to variations in the base frequency of the 
inverter voltage reference. This feature can be crucial in grid-tied or parallel operating 
inverters equipped with droop controllers. It is also demonstrated in the chapter that the 
low pass UDE filter design possess a trade-off between disturbance rejection at low 
frequency to the disturbance at the harmonics region.  
The third solution (Gadelovits et al., 2018) proposed in chapter six was aimed at 
simplifying the first two controllers’ cumbersome structure. Here, it was shown that the 
controller two degrees of freedom structure, permitted a combination of resonant tracking 
controller and a time-delayed design of the UDE filter to be used. This solution achieved 
both good tracking performance and minimized the inverter output impedance at the 
point of interest. It also demonstrated that a good transient performance can be achieved 
by using a half-cycle delay instead of a full cycle delay in the case when the periodical 
disturbance is expected to have an odd symmetry. 
The fourth solution proposed aimed at expanding the solution of (Gadelovits et al., 
2018) to deal with uncertain period times, and was presented in chapter seven. It was 
shown that by using a chain of three delay a frequency robust controller is achieved using 
a simple structure made of a single low pass filter and three period delays. The proposed 
UDE filter design also gave lower voltage THDs compared to the filter proposed in 
chapter four and five and smoother transients when compared to the filter proposed in 
chapter four. A comparison of the performance of the proposed algorithms was also 
made. 
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8.2 Future work 
Two main directions for future work been identified as a direct offshoot of this 
thesis contributions. The first is a further enhancement of the proposed UDE filter design 
described in this thesis as a part of the extended state observer. The second is a direct 
application of the inverter control methods developed in the thesis for the design of an 
active power filter without a load current sensor. From the application point of view, 
since the two degrees of freedom design is separately determining the internal electro-
motive force and the output impedance of the inverter, it is possible to design an inverter 
with high impedance at the fundamental frequency and very low impedance at the 
harmonics region. This fact opens the possibility to design an active power filter without 
measuring the inverter output current. A brief overview of each direction of the ideas is 
explained below. 
8.2.2 Frequency domain design of extended state observer 
Similar to the design of the frequency selective filter for UDE. A filter based 
design can be developed for the Extended Etate Observer (ESO) structure. The ESO has 
additional design benefits over the UDE.  (i) The ESO can observe both unmeasured 
states and disturbances and therefore not all the states have to be measured or be known. 
(ii) Unlike in the UDE case, the inverter can be modelled as a second-order system with 
a single control loop and (iii) in some cases the observer can generate a separate input 
for each observed harmonic which can be used for monitoring. However, the ESO may 
be more sensitive to model uncertainties and the design of the ESO for estimating 
periodical disturbances may be less intuitive. This is mainly because the design of the 
ESO is done in the time domain. In the case of an inverter, the observed disturbance can 
be fed back into the controller to reduce the inverter output impedance. The proposed 
design procedure is explained in the following. 
Consider an inverter connected to a non-linear load similar to the one shown in 
chapter 2 Fig 2.9. The canonical state space model of the inverter is  
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𝐿𝐿 is the output filter inductance 𝐶𝐶 is the output capacitance and 𝑢𝑢𝑂𝑂 is the inverter bridge 
average voltage. The DC bus voltage is assumed to be constant. As shown in (8.3) the 
model states of the inverter in the canonical form are the output voltage and its derivative 
and not the output voltage and inductor current which are usually measureable. The 
derivative can be measured from the output capacitor current. However, the capacitor 
current carries high frequencies and high noise levels and the derivation of the capacitor 
current depends on a precise knowledge of the capacitor size. 
  As discussed in chapter 2 section 2.8.3 the disturbance input for the ESO is 
generated by an exogenous system of the form  
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The output current of an inverter is a periodical disturbance and therefore it can be 
written as a Fourier series of the form 
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It is worth to note that the disturbance input the inverter canonical model given in (8.1)-
(8.3) contains both the output current and its derivative despite that 𝑑𝑑(𝑡𝑡) has the same 
periodical structutre as (8.5) and hence 𝑑𝑑(𝑡𝑡) can be written as  
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where 𝑃𝑃𝑘𝑘 and 𝑄𝑄𝑘𝑘 are the Fourier coefficiants of the disturbance. From (8.6) it is clear that 
each harmonic can be represented as the solution of the following ordinary differential 
equation  
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where 𝑘𝑘 is the harmonic order. It is worth noting here that in some cases in the literature 
the first derivative of the disturbance is assumed to be zero. In the case of inverters, this 
assumption is true only if the switching and sampling frequencies are significantly higher 
than the disturbance observer bandwidth. High power rated inverters are limited in their 
switching frequency due to switching losses. Therefore in many cases, this assumption 
is not correct. From (8.7) the disturbance state matrix for each harmonic is  
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The full disturbance state matrix is then derived by augmenting a few harmonics together 
in the form  
 [ ]
1
1 1
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0 0 ,
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n n
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To comply with (8.7) the output matrix is 
 2[1 0 1 0], nV V R= ∈ , (9.10) 
and the augmented system is  
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The extended state observer design is 
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where 𝐾𝐾𝐿𝐿 is the observer gain vector [𝐾𝐾𝐿𝐿𝐿𝐿 𝐾𝐾𝐿𝐿𝐿𝐿].  The ESO estimation error is defined as 
 ˆ( )( ) ( )ze t z t z t= −   (9.14) 
and similarly to the classic Luenberger observer the estimation error dynamics is 
 ( ) ( ) ( )z L ze t A K C e t= − .  (9.15)  
The estimated disturbance is calculated from the state estimator state vector as  
 0 ]ˆ ˆ( ) [ ( )Vd t z t= .  (9.16) 
A further enhancement of this proposed direction can be achieved by using a multi-band 
pass design. In this design, the dynamical disturbance model is directly derived from the 
design of a high order bandpass filter. This solution may increase the observer robustness 
to uncertainty in the fundamental frequency of the periodical disturbance.  The filter can 
be designed in accordance with the recommendations found in (S. Y. Gadelovits et al., 
2017), where the filter was made of a chain of elliptic filters. The proposed disturbance 
dynamical model is derived from the high order filter as follow.  
Consider a generic stable high order filter of the form  
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where the filter pass band is designed to match the expected disturbance spectrum. The 
corresponding exogenous disturbance model is derived using a canonical state space 
representation as, 
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 where,  
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By augmenting the derived disturbance exogenous system into the extended state 
observer as in (8.12), an accurate estimation of the periodical disturbance is expected to 
be achieved. This as long as the disturbance is within the disturbance model bandwidth. 
8.2.3 UDE based shunt active power filter 
  
Fig 8.1 Diagram of weak grid section where a non-linear load is connected in parallel 
with an active power filter. 
 
 
Active 
power 
filter 
𝐿𝐿 
PCC 
𝑖𝑖𝐹𝐹 
𝑉𝑉𝑃𝑃𝑃𝑃𝑃𝑃 
𝑣𝑣𝑔𝑔 
𝑍𝑍𝑔𝑔 
Non-
linear 
load. 
80  
An active power filter is a device designed to locally compensate the influence of the 
harmonic currents on thwe voltage THD at the Point of Common Coupling (PCC). The 
active power filter is supplying the load harmonic current by injecting the harmonic 
currents at negative phase. Active power filter can be a critical element in locations where 
the grid connection is weak, and therefore the grid impedance is high. Fig 8.1 shows a 
schematic diagram of an active power filter connected at the point of common connection 
of a weak grid. In the classic active power filter design, the controller uses the 
measurement of the load or grid current to generate the harmonic compensation current. 
This sensor can be eliminated by using a disturbance observer to shape the inverter output 
impedance. 
One of the fundamental results of the UDE is its ability to shape the inverter output 
impedance directly and therefore a UDE controlled inverter can be designed to have high 
impedance at the grid fundamental frequency and very low impedance at the 
compensated harmonic region. In chapter 3 it was discussed that the harmonic current 
can be analyzed at each frequency separately and it was demonstrated that the output 
current of two inverters in parallel is shared with relation to their output impedance. This 
is true as long as their internal source generates the same voltage. In the case of the UDE 
based active power filter the impedance is determined by the design of the UDE filter 
and as shown in this thesis can be significantly reduced around the frequency region of 
interest. The load current can be shared in a way where the majority of the harmonic 
current is comes from the active power filter. This can be achieved by designing an 
inverter with very low impedance at the harmonics and a high impedance at the 
fundamental frequency. 
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Abstract—This paper proposes a new decentralized control
strategy for parallel inverters operating in an islanded Microgrid.
The proposed technique uses the Uncertainty and Disturbance
Estimation (UDE) strategy in order to generate a virtual output
impedance while keeping the voltage of the internal Elctro-Motive
Force (EMF) source equal for all the inverters in the system. The
system achieves accurate current sharing over a broad spectrum,
which is proportional to the inverter capacity. Simulation results
are provided to illustrate the performance of this method.
Index Terms—Parallel operation of inverters, virtual impedance,
droop control, proportional load sharing.
I. INTRODUCTION
Parallel operation of inverters in AC microgrids is essential
for the Distributed Generators (DG) to be able to share loads.
In islanded microgrids load sharing is usually crucial for the
stability of the entire power system. The key issue in parallel
operation of inverters in islanded grids is to share the load
current proportionally to the power rating of the inverter units,
see [1], [2]. Load sharing in microgrids has been widely invest-
igated in, e.g. [2], [3], [4], [5], [6], [7]. The control strategies of
paralleled inverters can be divided into centralized controllers
and decentralized controllers. Centralized controllers provide
better accuracy, but demand communication channels between
the units. For example, in master slave control, as in [8],
one inverter acts as a voltage source and the rest act as
controlled current sources feeding the load proportional to
their power rating capacity. Decentralized controllers have no
communication lines between the units and therefore, they are
more redundant.
The main decentralized control strategy for parallel operation
is the voltage-frequency droop control, see, e.g.,[3], [9]. This
control strategy achieves high reliability, since no communica-
tion interconnections are needed between the units. This method
is characterized by voltage and frequency deviation due to the
load effect. Other drawbacks of this methods consist of the high
dependency on the actual output impedance of the inverter, the
poor ability to share harmonic currents and the slow transient
response due to the need of real-time active and reactive power
calculation. The impedance dependence and low accuracy of
the load sharing can be solved by using the robust droop
controller, as in [1], [2]. The harmonic current sharing is usually
sorted out by adding a virtual harmonic impedance loop to the
droop controller [9]. In [10] a new droop controller for sharing
harmonic currents has been proposed. The main feature of this
method is the ability to use the free capacity of the inverter to
compensate the harmonic current. All of these methods demand
high computation power, output current measurement, and have
slow transient responses.
In this paper a new virtual impedance scheme is proposed,
using the UDE control. In [11] it has been proven that, using the
UDE control strategy, the closed-loop system has two degrees
of freedom, and therefore a virtual impedance can be shaped. It
has been shown that in some systems, the tracking performance
and the disturbance rejection performance can be decoupled.
Using this feature of the algorithm, we achieve a continuous
output impedance, while maintaining the EMF equal for all
the units. Furthermore, the achieved virtual output impedance
is able to share the fundamental and harmonic currents pro-
portional to the inverter capacity. This new method for power
distribution between parallel operating inverters is a change of
paradigm. Instead of looking into the tracking performance of
the system, this controller manipulates the disturbance rejection
performance in order to achieve the desired performance. The
main advantages of this method are the wide bandwidth of
the current sharing, the lack of need for real time power
computation and the lack of virtual impedance loop.
The paper is organized as follows. Section II describes
the general design process of the UDE controller. Section III
describes the dual loop modelling of the inverter. Section IV
describes the controller design process. Section V analyses the
current sharing with respect to the filter design, and Section
VI shows preliminary simulation results. The paper ends with
a Conclusions section.
II. UDE CONTROLLER BRIEF OVERVIEW
The UDE controller uses an estimation of the model devi-
ation and of the disturbance by calculating it from the model
equation [12], [11], [13], [14]. Consider a linear, time-invariant
plant
˙x(t) = Ax(t) +Bu(t), (1)
where x(t) = [x1(t) . . . xn(t)]T ∈ Rn is the state and u(t) ∈
R
m denotes the input. The deviated dynamics associated to (1)
are described by
x˙(t) = (A+∆A)x(t) + (B +∆B)u(t) + d(t), (2)
where ∆A, ∆B are the model deviations from the nominal
matrices A and B respectively, and d(t) is the disturbance.
The desired reference tracking model is
x˙m(t) = Amx(t) +Bmc˜(t), (3)
where xm(t) = [xm1(t) . . . xmn(t)]T ∈ Rn is the state of the
tracking model and c˜(t) ∈ Rm is the reference to be tracked.
Consider the model error,
e =


xm1 − x1
xm2 − x2
....
xmn − xn

 . (4)
According to [11], the control law is
Bu(t) = Amx(t) +Bm ˜c(t)−Ax(t)− ude(t), (5)
with ude(t) defined in the s-domain by
UDE(s) = Ud(s) ·G(s), (6)
where UDE(s) is the Laplace transform of the signal ude(t),
G(s) is a low-pass filter (LPF) and Ud(s) is representing the
uncertainties and external disturbances of the system and is
given at the time domain as (2),
ud(t) = ∆Ax(t)+∆Bu(t)+d(t) = ˙x(t)−Ax(t)−Bu(t). (7)
If the following criterion holds [12]
[I −BB+] · [AmX +Bmc˜(t)−AX −∆AX − d(t)] = 0, (8)
where B+ is the pseudo inverse of B. Then the error dynamics,
according to [11], is
e˙(t) = Ame(t). (9)
Note that if B is a square invertible matrix, then the condition
is always satisfied. Defining
Hm(s) = (sI −Am)
−1Bm, (10)
the controlled state of (2) can be written as [11]
X(s) = Hm(s)C˜(s) +Hd(s)B · B
+Ud(s), (11)
where X(s) is the Laplace transform of x(t) and
Hd(s) = (sI −Am)
−1(1 −G(s)). (12)
A closer look at (11), shows that, indeed, using this UDE
strategy, the disturbance rejection is decoupled from the ref-
erence tracking.
III. MODELLING THE INVERTER FOR UDE CONTROL
DESIGN
Consider a single phase inverter followed by an LC output
filter shown in Figure 1a., where u(t) is the average inverter
voltage over one switching cycle [15], Io(t) is the load current,
IL(t) and Vc(t) are the inductor current and capacitor voltage,
respectively. IL(t) and Vc(t) represent the system states. In
order to meet criterion (8), a dual loop approach is used, where
two cascaded control loops are derived as in [16]. The inner
current control model can be shown in Figure 1b which should
meet the requirements
ωi ≫ ωv (13)
and ∥∥∥∥IL(s)Vc(s)
∥∥∥∥≪
∥∥∥∥Vc(s)Io(s)
∥∥∥∥ , (14)
where ωi and ωv are the bandwidths of current and voltage
loops, respectively. The inner current loop can be designed
based on different strategies such as those described in [17]
and [18]. Note that condition (14) should be satisfied only at
the relevant design spectrum.
The schematic model of single phase inverter is shown in
Figure 1a. It can be divided into two sub-models given in Figure
1b and Figure 1c. The former is used to control the inductor
current and the latter is used to control the output voltage.
From the current loop control the state equation is
I˙L(t) =
u(t)− IL(t)r − Vc(t)
L
, (15)
where L is the inductance and r denotes the resistance of the
inductor. Since the analysis of the inner loop is beyond the
scope of this paper, we assume that the constraints (13) and
(14) are satisfied.
Similarly, the system in Figure 1c can be modelled as
V˙c(t) =
IL(t)− Io(t)
C
, (16)
where C is the output capacitance. From (16), the state space
model of the system is given by equations of the form (2), with
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(a) Single phase inverter plant schematic

 

 
 
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(c) Outer voltage model for control
Figure 1: System schematic
A = 0, B =
1
C
, d(t) = −
1
C
Io(t), (17)
Note that condition (8) is automatically satisfied for the above
system.
IV. CONTROLLER DESIGN
To adjust the tracking performance a first order reference
model is used from
˙x(t) = −ωbwx(t) + ωbw ˜c(t), (18)
where ωbw is the bandwidth of the tracking performance for the
system (2) and c˜(t) is the reference signal. To achieve suitable
tracking performance, the tracking bandwidth should be higher
then the reference signal bandwidth.
From (5) and (6) the resulting control law for the system, in
s-domain, is
I∗L(s) =
C · ωbw
1−G(s)
C˜(s)−
C(ωbw +G(s) · s)
1−G(s)
Vc(s), (19)
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Figure 2: Inverter output model
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Figure 3: Parallel operation model of N inverters
where G(s) is a low pass filter and I∗L(s) is the input reference
for the current controller. Using this control law, the output
voltage is derived from (11) as
Vc(s) =
ωbw
s+ ωbw
C˜(s)−
1−G(s)
C(s+ ωbw)
Io(s). (20)
By Figure 2, note that at the point where the load is
connected, the voltage is
Vc(s) = E(s)− I(s)Z(s), (21)
where E(s) is the internal EMF source of the inverter. From
(20) and (21) , it follows that
E(s) =
ωbw
s+ ωbw
C˜(s) (22)
and the virtual output impedance is
Z(s) =
1−G(s)
C(s+ ωbw)
. (23)
Note that Z(s) is independent of the tracking performance of
the system. G(s) can be shaped according to [13] to meet the
desired output impedance. In Figure 3, the schematic diagram
of N inverters operating in parallel is shown. It is clear that if
the EMF of each unit is identical in phase and amplitude, the
current sharing between depends on the internal impedance as
described by the equation
Ii(s) =
Yi(s)∑
Yi(s)
Io(s), i = 1, . . . , N, (24)
where Yi(s), i = 1, . . . , N is the output admittance of the
inverter i and
∑
Y (s) denotes the total admittance of the N
parallel inverters.
V. FIRST ORDER FILTER DESIGN FOR PARALLEL OPERATION
As concluded in Section IV, the current sharing depends on
the relative output impedance of each inverter connected to the
bus1. To cancel the pole created by the tracking performance
(23) we choose a filter of the form
G(s) =
ωf − ωbw
s+ ωf
. (25)
Substituting (25) into (23) yields
Z(s) =
1
C(s+ ωf )
, (26)
where (26) is the final form of the output impedance. Note that
Z(s) is similar to the impedance of an RC filter.
Consider N parallel operated inverters where the output
capacitor of each inverter is Ci, i = 1, . . . , N and the filter
bandwidth of each inverter is ωfi, i = 1, . . . , N . Then the total
output admittance is∑
Yi(s) = (C1+ ... +CN )s+(C1 ·ωf1+ ... +CnωfN) (27)
and the relative impedance of each unit is
Yi(s)∑
Yi(s)
=
Ci(s+ ωfi)
(C1 + ...+ CN )s+ (C1 · ωf1 + ...+ CNωfN )
,
(28)
i = 1, . . . , N. Consider ωsys the maximum harmonic order of
the shared current. If the constraint
ωfi ≫ ωsys, i = 1, . . . , N, (29)
is satisfied, then the current ratio of two parallel units can be
evaluated as
Ii
Ij
≃
Ciωfi
Cjωfj
, i = 1, . . . , N, j = 1, . . . , N, i 6= j. (30)
VI. SIMULATION RESULTS
A Simulink-based simulation is conducted utilizing two
UDE controlled inverters and a rectifier load, all connected
in parallel. The simulation results emphasize the current dis-
tribution between the two parallel inverters, see Table I for the
LC filter characteristics of the inverters, The UDE controller
characteristics of the inverters are shown in Table II, the inverter
simulation model is given in Figure 4 and the entire system
schematic is given at Figure 5. The inverter output voltage is
the voltage across the output capacitor. To generate the same
EMF for both inverters, a PLL loop has been designed for each
of them, and the same reference model has been used for both.
Note that the UDE characteristics have been chosen to meet
the requirements (13) and (14).
Figure 6 shows the inverters output impedance over a relevant
spectrum (1st−31st harmonics). Figure 7 shows the admittance
related to the total system admittance over the same spectrum
as in Figure 6. Note that the related admittance is predicting
the current distribution between the units as in (24) and (28).
Figure 8 shows the steady-state output currents of the simulated
system and Figure 9 shows the output voltage.
1We only consider cases when the feeder impedance is negligible.
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Figure 4: Inverter simulation model
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Figure 5: Simulated system schematics
VII. CONCLUSIONS
This paper proposes a new method for power distribution
between parallel operating inverters. This method represents a
change of paradigm, since instead of looking into the track-
ing performance of the system, this controller manipulates
the disturbance rejection performance to achieve the desired
performance. The main advantages of this method are the wide
bandwidth of the current distribution, the lack of need for real
time power calculation and the lack of virtual impedance loop.
The transient performance of such systems may be further
investigated with regards to the presence of pulsating loads
and switching sources. Another subject to be addressed in
future work is the case when the feeder impedance cannot be
neglected. Furthermore, the system can achieve more robust
performance by changing the UDE filter in real time subject to
specific grid changes.
Table I: Inverter output filter data
Component: Units: Value:
r Ω 0.5
L mH 1
C µF 50
Table II: UDE controller characteristics
Component: Form: Data:
reference model as in (18) ωbw = 500pi
Ginverter1
ωf−ωbw
s+ωf
ωf =2000pi
Ginverter2
ωf−ωbw
s+ωf
ωf = 4000pi
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Figure 6: Inverter output impedance magnitude and phase bode
diagram
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Figure 7: Relative admittance of inverter output
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Abstract—In this paper, a cascaded control scheme for single-
phase inverters connected to a load is proposed to improve the
power quality and shape the output impedance. The proposed
strategy consists of a proportional controller in the inner loop and
the Uncertainty and Disturbance Estimator (UDE) in the outer
loop. An advanced modulation method is adopted to minimize
the control implementation delay and both the current and the
voltage control loops are analytically investigated. Simulation and
experimental results are presented to validate the theory.
Index Terms—Uncertainty and Disturbance Estimator (UDE),
Virtual impedance, Power inverter, Interruptible Power Supply
(UPS), Voltage Source Inverter (VSI).
I. INTRODUCTION
Power electronics are essential to integrate renewable energy
sources, storage equipment and Uninterruptable Power Supply
(UPS) systems to the grid. The operation of power inverters
plays a key role in modern micro-grids [1] and emerges several
challenges, i.e. to keep the system stable, to maintain high
output voltage quality and to be able to define the closed loop
virtual impedance for different applications. In the literature,
various methods have been proposed for inverters connected to
a load to bypass harmonic currents and maintain high power
quality at the output of the inverter. Since power quality im-
provement is of major importance, Proportional Resonant (PR)
controllers have been designed and represent a well established
method where a voltage feedback is used for compensating
the harmonic current [2]. However, the PR method is not
robust to deviations in the fundamental frequency [3] and
requires high computational power, which results from the
need of separate filters for each harmonic. Another method
for compensating harmonic currents is to add an integration of
the current feedback to the voltage signal. This method creates
a closed loop capacitive output impedance to compensate the
harmonic currents [4] but may suffer from instability issues in
the presence of inductive loads. Furthermore, several advanced
control schemes have been developed based on Lyapunov
methods and sliding techniques which result in an enhanced
inverter performance [5], [6], but they introduce an increased
complexity in their implementation [7].
In this work, by designing the voltage controller using the
UDE algorithm a very low THD can be obtained without
the need of several harmonic filters. Nevertheless, the output
impedance can be designed based on the controller parameters
to match various applications such as parallel operation [8]–
[10], oscillation damping [11], [12], fault current limiting [13],
[14], etc. The paper also shows that by using an asymmetric
pulse-width-modulation (PWM) technique, the current closed
loop time delay is designed to be equal to half of a switching
cycle. Both simulation and experimental results of an inverter
connected to a high peak current non-linear load are provided
to verify the proposed control strategy.
The paper is organized as follows: Section II provides a gen-
eral overview of the UDE controller and Section III describes
the proposed cascaded controller. Analysis of the internal cur-
rent loop, including the asymmetric modulation technique and
time-delay reduction method is given in Subsection III-A and
description of the UDE control design is given in Subsection
III-B. Simulation and experimental results for a system with
high natural output impedance are presented in Section IV and
Section V, respectively.
’978-1-4673-8617-3/16/31.00 2016 IEEE’
II. UDE OVERVIEW
The UDE controller uses an estimation of the model devi-
ation and of the external disturbance by calculating them from
the nominal model equations [15], [16]. To further explain this,
consider the linear, time-invariant plant
x˙(t) = (A+∆A)x(t) + (B +∆B)u(t) + d(t), (1)
where x(t) = [x1(t) . . . xn(t)]T ∈ Rn is the state vector and
u(t) ∈ Rm denotes the input. ∆A, ∆B are the model deviations
from the nominal matrices A and B respectively, and d(t) is
the disturbance. Let
x˙m(t) = Amx(t) +Bmc˜(t) (2)
be the desired reference tracking model where xm(t) =
[xm1(t) . . . xmn(t)]
T ∈ Rn is the desired state and c˜(t) ∈ Rm
is the reference to be tracked. According to [16], the desired
tracking can be achieved using the control law
Bu(t) = Amx(t) +Bm ˜c(t)−Ax(t)− ude(t), (3)
with ude(t) defined in the s domain by
UDE(s) = Ud(s) ·GU (s), (4)
where UDE(s) is the Laplace transform of the signal ude(t)
and GU (s) is a low-pass filter (LPF). Ud(s) represents the
uncertainties and external disturbances of the system and,
according to (1), is given in the time domain as
ud(t) = ∆Ax(t)+∆Bu(t)+d(t) = x˙(t)−Ax(t)−Bu(t). (5)
If the following criterion holds [15]:
[I −BB+] · [AmX +Bmc˜(t)−AX −∆AX − d(t)] = 0, (6)
where B+ is the pseudo inverse of B, then according to [16]
the reference is tracked. Note that if B is a square invertible
matrix, then the condition is always satisfied. Defining
Hm(s) = (sI −Am)
−1Bm, (7)
the controlled state of (1) can be written as [16]
X(s) = Hm(s)C˜(s) +Hd(s)B ·B
+Ud(s), (8)
where X(s) is the Laplace transform of x(t) and
Hd(s) = (sI −Am)
−1(1 −GUDE(s)). (9)
A closer look at (8) shows that, indeed, using this UDE strategy,
the disturbance rejection is decoupled from the reference track-
ing.
III. PROPOSED CASCADED CONTROLLER
The proposed controller forms a cascaded control structure as
shown in Figure 1. The inner loop controls the inverter current
iL, by regulating the duty-cycle. The outer loop controls the
capacitor voltage vc, by regulating the inner loop reference. The
capacitor voltage is the system output. Since the inverter voltage
is implemented using PWM and the controller is implemented
digitally, the internal delays of the system, must be taken into
account as it is explained in the sequel. The main task of the
current loop design is to achieve a very high bandwidth in order
to consider it as a unity-gain loop [17].
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Figure 1: Cascaded control structure
A. Internal current loop
Because of the high bandwidth required for the current
control loop, the PWM and digital control time delays should
be taken into account. In order to minimize these incorporated
delays, an asymmetric PWM method has been adopted [18].
In this method, the PWM comparator register is updated twice
in each switching cycle. The first update is at the beginning of
the cycle, determining the transistor ON time and the second
is when the counter reaches the maximum. The second time
determines the transistor OFF time. This results in the PWM
update frequency being double the switching frequency.
Figure 2: Asymmetric PWM switching cycle timing
In the literature there are exact models of uniformly sampled
PWM inverters in both the s-domain [19] and the z-domain
[20]. These models take into account the impact of the duty-
cycle operation point over the time delay. Despite this fact,
the PWM cycle can be modeled as a zero-order-hold (ZOH)
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Figure 3: Current control loop.
without significant difference [21]. In a case of digitally imple-
mented PWM, an approach of uniformly sampled PWM should
be considered [22]. In this approach, the VSI is modeled as a
ZOH followed by the output filter and the DSP sampling and
computation time are then modeled as an extra delay.
In Figure 2 a switching cycle is presented, where TSW
is a one switching cycle, TPWM is a half switching cycle, TC
is the current control task computation time, ton1 is the on
time at the first half of the switching cycle and ton2 is the on
time at the second half of the switching cycle.
Figure 3 shows the closed loop model of the current con-
troller with a proportional compensator. This model incorpo-
rates the PWM modulation model, the control time delay and
the filtering process.
The ZOH in the s-domain is defined as
HZOH(s) =
1− e−sTPWM
s
, (10)
where TPWM is the asymmetric PWM sampling frequency and
is equal to TPWM = Tsw2 [18], where Ts is the switching
frequency. The transfer function from the inverter voltage to
the inductor current is
GLC(s) =
1
Ls+ r
. (11)
Using (10) and (11), the process to control is modelled as
P (s) =
1− e−sTPWM
s
·
1
Ls+ r
e−sTc . (12)
In the case where Tc is a multiple of TPWM , the control time
delay can be modelled as a unit delay. However, when Tc is a
fraction of TPWM , then the modified zeta-transform [23] has
to be used. By considering m as
m = 1−
Tc
TPWM
∈ [0, 1], (13)
then from (12) and (13), the modified z-transform is
P (z,m) = (1− z−1)Zm
{
1
s
·
1
Ls+ r
e−s(1−m)TPWM .
}
=
1
r
·
z(1−e−
r
L
mTPWM )−e−
r
L
TPWM +e−
r
L
mTPWM
z(z − e−
r
L
TPWM )
,
(14)
where Zm{} is the modified z transform operator. Please note
that when m = 1, (14) becomes the zeta transformation of the
LC filter transfer function and when m = 0, (14) is the zeta
transformation of the LC filter transfer function with a unit
delay at the input. By using a proportional compensator which
has single multiply and accumulate operation, a very small Tc
can be chosen. Note that if Tc ≪ TPWM then m ≈ 1. In this
case, from (14) the closed loop transfer function is
Pi(z) =
ki
r
(1− e−
r
L
TPWM )
(z − e−
r
L
TPWM ) + ki
r
(1 − e−
r
L
TPWM )
. (15)
Choosing the controller gain to be
ki =
re−
r
L
TPWM
1− e−
r
L
TPWM
, (16)
the closed loop transfer function becomes
Pi(z) =
e−
r
L
TPWM
z
, (17)
which leads to a deadbeat response. Transferring the closed
loop transfer function to the s-domain shows that current loop
can be represented in the s-domain as a delay, i.e.
Pi(s) ≈ e
−
r
L
TPWM e−sTPWM . (18)
At the low frequency range where ω ≪ 2pi
TPWM
and the term
− r
L
TPWM is sufficiently small, (14) is approximated by a
Taylor expansion as
Pi(s,m) ≈
m(1 + sTPWM ) + 1−m
(1 + sTPWM )(sL+ r)
. (19)
From (19) it is clear that at low frequencies (as a rule of thumb
where ω < 2pi
10·TPWM
) the system can be approximated as
Pi(jω) ≈
1
jωL+ r
, (20)
even when m = 0 (full cycle delay). From (20), the closed loop
transfer function is
IL(s) =
ki
r + ki
·
1
L
r+ki
s+ 1
Ir(s)−
1
r + ki
·
1
L
r+ki
s+ 1
Vc(s)
(21)
Which is later used to design the voltage closed-loop.
B. Voltage loop design
The voltage loop design starts from modeling the output
voltage dynamics. Looking at Figure 1, the dynamics are
described from
C
dvc
dt
= iL − io. (22)
In a more accurate model description, the output impedance
of the current loop is represented as a parallel branch to the
current source [7]. In the case of a proportional controller, as
in the present work, the output admittance branch is derived
from (21) as
Yi(s) =
1
r + ki
·
1
L
r+ki
s+ 1
. (23)
In the low frequency range where ω ≪ r+ki
L
, the output
impedance is approximated to be resistive with Ri = r + ki.
Using (21) and (22) it yields
v˙c(t) = −
1
C · Ri
vc(t) +
1
C
ir(t)−
1
C
io(t), (24)
which is a first order model in the form of (1) where vc is the
controlled state ir the control input and io is the disturbance
input. Hence, the UDE control design can be applied which
includes two design steps. The first step is to choose a reference
model for the system and the second step is to choose the UDE
filter. In the case of an inverter with an LC filter and a closed
loop current control, the output derived from (8) is
Vc(s) = Hm(s) · Vr(s) +Hd(s) · Io(s). (25)
Note that since the system order is 1, then B ·B+ = 1. A close
look at (25) shows that it is similar to the Ohm’s law for a
voltage source
Vo = E − ZoIo. (26)
(25) and (26) demonstrate that under UDE control the internal
EMF is determined by the reference model and the output
impedance by the UDE filter. The UDE control design starts
from choosing a reference model. Because the model is a first
order, the main criterion of the reference model is to contain
the spectral content of the reference signal. Hence, a first order
model is adopted of the form
x˙(t) = −ωrx(t) + ωrvr(t), (27)
where ωr is the reference model bandwidth and vr is the
reference signal. The second phase of design is to choose the
UDE filter. This is chosen from the desired closed loop output
impedance. Taking the first order form for the UDE filter, it
results in a filter of the form
GU (s) =
ωU · kU
s+ ωU
, kU ∈ [0, 1]. (28)
From (9) and (28) the output impedance of the system becomes
Zo(s) =
s+ ωU (1− kU )
C(s+ ωr)(s+ ωU )
, (29)
which shows that ωU and kU determine the output impedance
characteristics. At low frequencies where ω ≪ ωr and ω ≪
ωU ,
Zo ≈
jω
CωrωUDE
+
(1− kUDE)
Cωr
, with
Xo ≈
ω
CωrωU
, Ro ≈
1− kU
Cωr
. (30)
From (3) and (4) the resulting input to the current controller is
Ir(s) = C
(
ωr
1−GU (s)
Vr(s)−
ωr + sGU (s)
1−GU (s)
Vc(s)−
1
C ·Ri
Vc(s)
)
.
(31)
Note that ωr and ωU are bounded by the stability margins which
are determined by the time-delay from the closed-loop current
controller.
IV. SIMULATION RESULTS
In order to demonstrate this method, a voltage source inverter
followed by an LC filter is simulated. The non-linear load
consists of a rectifier followed by a capacitor and a resistive
load, the capacitor size is 570µF and the output resistor is
100Ω. The parameters of the system can be found in Table I.
In the simulation, the current controller is designed to achieve
dead-beat response in order to keep the bandwidth of the
internal loop as high as possible. This is done to keep the UDE
filter bandwidth well inside the current controller spectrum.
The control signal is the Duty-cycle of the PWM, The Duty
cycle is updated twice in each switching cycle and determining
the on-time and the off-time of the transistor in accordance to
the asymmetric modulation method described in Section III.
The simulation results are demonstrating promising results and
the THD under the non-linear load is significantly reduced
(2.15%), compared to the feed forward operation. Figure 4
shows the steady-state voltage and current waveform for UDE
controlled inverter compared to the feed-forward controller.
Figure 5 shows the spectral analysis for the output voltage,
in which the UDE harmonics are well suppressed.
Table I: System and controller parameters
Parameters Values
R 0.5Ω
L 3mH
Ki 89
ωr 2 · pi · 500
rad
sec
C 27µF
m 0.975
ωU 2 · pi · 2000
rad
sec
kU 0.93
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Figure 4: Voltage and current of the non-linear load under the
UDE and under feed-forward control
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Figure 5: Voltage harmonic content - non-linear load
V. EXPERIMENTAL RESULTS
To validate the proposed theory, a laboratory prototype has
been built. The experimental setup consists of a modified
TI TMDSHV1PHINVKIT kit and the control algorithm is
implemented over TI F28M35 control core. The laboratory
prototype has been powered by a laboratory high voltage DC
power supply. The DC-Bus voltage has been set to 190V. The
controller code has been generated using Simulink automatic
code generation tools and therefore the computation delay of
the current controller has a minimum value of 0.33TPWM 1.
Therefore the controller gain is limited and as a result of
that, the current closed loop bandwidth is limited as well. The
experimental setup parameters are given in Table II. The load
is made of a diode rectifier followed by parallel RC load. The
output resistor of the load is a 100Ω and the parallel capacitor is
960µF. As shown from the results the load Crest Factor (CF)
is 3.25. The output voltage THD for the proposed controller
is 3.7% for the first 29 harmonics. The voltage RMS value
is kept at 110V without a dedicated loop as a result of the
low closed-loop output impedance. The experimental results
are then compared to a feed-forward controller with current
feedback. In the experimented feed-forward controller a small
virtual impedance is added in order to damp the LC filter
resonance as in [24]. Figure 6 shows the UDE controlled output
voltage vs the load current, Figure 7 shows the output voltage
for a feed-forward controller and Figure 8 shows the spectral
output analysis of both control methods, In which the voltage
harmonics for the UDE are well suppressed.
1To the authors’ knowledge a faster computation time is achievable by
avoiding automatic code generation
Table II: Experimental setup parameters
Parameters Values
R 0.5Ω
L 3mH
Ki 59
ωr 2 · pi · 500
rad
sec
C 27µF
m 0.66
ωU 2 · pi · 1500
rad
sec
kU 0.95
VDC 190V
Figure 6: Experimental results for the UDE: output voltage vs
load current
Figure 7: Experimental results for feed-forward controller:
output voltage vs load current
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VI. CONCLUSION
In this paper a new cascaded controller for a voltage source
inverter is revealed. By using the UDE algorithm for the voltage
loop and a proportional controller for the inner current loop,
a very low THD is achieved. An analysis of the closed loop
output impedance of the proposed controller is attached. Both
simulation and experimental results of the proposed method
are provided and compared to feed-forward control without
current feedback for the simulation results and with current
feedback for the experimental system. The results are clearly
showing a supression of the voltage harmonic content. The
proposed controller offers high power quality and suitable
output impedance shaping.
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